# HCPL-520x, HCPL-523x, HCPL-623x, HCPL-625x, 5962-88768 and 5962-88769 <br> Hermetically Sealed Low IF, Wide VCC, Logic Gate Optocouplers 

## Data Sheet

## Description

These units are single, dual and quad channel, hermetically sealed optocouplers. The products are capable of operation and storage over the full military temperature range and can be purchased as either standard product or with full MIL-PRF-38534 Class Level H or K testing or from the appropriate DLA Drawing. All devices are manufactured and tested on a MIL-PRF-38534 certified line and are included in the DLA Qualified Manufacturers List QML-38534 for Hybrid Microcircuits.

Each channel contains an AIGaAs light emitting diode which is optically coupled to an integrated high gain photon detector. The detector has a threshold with hysteresis which provides differential mode noise immunity and eliminates the potential for output signal chatter. The detector in the single channel units has a tri-state output stage which allows for direct connection to data buses. The output is noninverting. The detector IC has an internal shield that provides a guaranteed common mode transient immunity of up to $10,000 \mathrm{~V} / \mu \mathrm{s}$. Improved power supply rejection eliminates the need for special power supply bypass precautions.

## Features

- Dual Marked with Device Part Number and DLA Standard Microcircuit Drawing
- Manufactured and Tested on a MIL-PRF-38534 Certified Line
- QML-38534, Class H and K
- Four Hermetically Sealed Package Configurations
- Performance Guaranteed over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Wide V ${ }_{\text {CC }}$ Range ( 4.5 to 20 V )
- 350 ns Maximum Propagation Delay
- CMR: > 10,000 V/ $\mu$ s Typical
- 1500 Vdc Withstand Test Voltage
- Three State Output Available
- High Radiation Immunity
- HCPL-2200/31 Function Compatibility
- Reliability Data Available
- Compatible with LSTTL, TTL, and CMOS Logic


## Applications

- Military and Space
- High Reliability Systems
- Transportation and Life Critical Systems
- High Speed Line Receiver
- Isolated Bus Driver (Single Channel)
- Pulse Transformer Replacement
- Ground Loop Elimination
- Harsh Industrial Environments
- Computer-Peripheral Interfaces

Note: A $0.1 \mu \mathrm{~F}$ bypass capacitor must be connected between $\mathrm{V}_{\mathrm{CC}}$ and GND pins.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

## Functional Diagram

Multiple Channel Devices Available


Package styles for these parts are 8 pin DIP through hole (case outline P), 16 pin DIP flat pack (case outline F), and leadless ceramic chip carrier (case outline 2). Devices may be purchased with a variety of lead bend and plating options, see Selection Guide Table for details. Standard Microcircuit Drawing (SMD) parts are available for each package and lead style.

Because the same electrical die (emitters and detectors) are used for each channel of each device listed in this data sheet, absolute maximum ratings, recommended operating conditions, electrical specifications, and performance characteristics shown in the figures are identical for all parts. Occasional exceptions exist due to package variations and limitations and are as noted. Additionally, the same package assembly processes and materials are used in all devices. These similarities give justification for the use of data obtained from one part to represent other part's performance for die related reliability and certain limited radiation test results.

## Truth Tables

(Positive Logic)

| Multichannel Devices |  |
| :---: | :---: |
| Input | Output |
| On (H) | H |
| Off (L) | L |


| Single Channel Devices |  |  |
| :---: | :---: | :---: |
| Input | Enable | Output |
| On (H) | H | Z |
| Off (L) | H | Z |
| On (H) | L | H |
| Off (L) | L | L |

## Functional Diagrams

| 8 Pin DIP | 8 Pin DIP | 16 Pin Flat Pack | 20 Pad LCCC |
| :---: | :---: | :---: | :---: |
| Through Hole | Through Hole | Unformed Leads | Surface Mount |
| 1 Channel | 2 Channels | 4 Channels | 2 Channels |
|  |  |  |  |

Note: Multichannel DIP and flat pack devices have common $\mathrm{V}_{\mathrm{CC}}$ and ground. Single channel DIP has an enable pin 6. LCCC (leadless ceramic chip carrier) package has isolated channels with separate $\mathrm{V}_{\mathrm{CC}}$ and ground connections.

Selection Guide-Package Styles and Lead Configuration Options

| Package | 8 Pin DIP | 8 Pin DIP | 16 Pin Flat Pack | 20 Pad LCCC |
| :---: | :---: | :---: | :---: | :---: |
| Lead Style | Through Hole | Through Hole | Unformed Leads | Surface Mount |
| Channels | 1 | 2 | 4 | 2 |
| Common Channel Wiring | None | $\mathrm{V}_{\text {cc }}$ GND | $\mathrm{V}_{\text {cc }}$ GND | None |
| Avago Technologies' Part Numbers and Options |  |  |  |  |
| Commercial | HCPL-5200 | HCPL-5230 | HCPL-6250 | HCPL-6230 |
| MIL-PRF-38534 Class H | HCPL-5201 | HCPL-5231 | HCPL-6251 | HCPL-6231 |
| MIL-PRF-38534 Class K | HCPL-520K | HCPL-523K | HCPL-625K | HCPL-623K |
| Standard Lead Finish | Gold Plate | Gold Plate | Gold Plate | Solder Pads * |
| Solder Dipped* | Option 200 | Option 200 |  |  |
| Butt Joint/Gold Plate | Option 100 | Option 100 |  |  |
| Gull Wing/Soldered* | Option 300 | Option 300 |  |  |
| Class H SMD Part Number |  |  |  |  |
| Prescript for all below | 5962- | 5962- | 5962- | 5962- |
| Gold Plate | 8876801PC | 8876901PC | 8876903FC |  |
| Solder Dipped* | 8876801PA | 8876901PA |  | 88769022A |
| Butt Joint/Gold Plate | 8876801YC | 8876901YC |  |  |
| Butt Joint/Soldered* | 8876801YA | 8876901YA |  |  |
| Gull Wing/Soldered* | 8876801XA | 8876901XA |  |  |
| Class K SMD Part Number |  |  |  |  |
| Prescript for all below | 5962- | 5962- | 5962- | 5962- |
| Gold Plate | 8876802 KPC | 8876904 KPC | 8876906KFC |  |
| Solder Dipped* | 8876802KPA | 8876904KPA |  | 8876905K2A |
| Butt Joint/Gold Plate | 8876802KYC | 8876904KYC |  |  |
| Butt Joint/Soldered* | 8876802KYA | 8876904KYA |  |  |
| Gull Wing/Soldered* | 8876802KXA | 8876904KXA |  |  |

[^0]
## Outline Drawings

## 8 Pin DIP Through Hole, 1 and 2 Channel



NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

16 Pin Flat Pack, 4 Channels


NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

## 20 Terminal LCCC Surface Mount, 2 Channels



## Leaded Device Marking



> *QUALIFIED PARTS ONLY

## Leadless Device Marking


*OUALIFIED PARTS ONLY

## Hermetic Optocoupler Options

| Option | Description |
| :---: | :---: |
| 100 | Surface mountable hermetic optocoupler with leads trimmed for butt joint assembly. <br> This option is available on commercial and hi-rel product in 8 pin DIP (see drawings below for details). |
| 200 | Lead finish is solder dipped rather than gold plated. This option is available on commercial and hi-rel product in 8 pin DIP. DLA Drawing part numbers contain provisions for lead finish. All leadless chip carrier devices are delivered with solder dipped terminals as a standard feature. |
| 300 | Surface mountable hermetic optocoupler with leads cut and bent for gull wing assembly. This option is available on commercial and hi-rel product in 8 pin DIP (see drawings below for details). This option has solder dipped leads. |

Note: Solder contains lead

## Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{S}}$ | $-65^{\circ}$ | $+150^{\circ}$ | C |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | $-55^{\circ}$ | $+125^{\circ}$ | C |
| Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ |  | $+175^{\circ}$ | C |
| Case Temperature | $\mathrm{T}_{\mathrm{C}}$ |  | $+170^{\circ}$ | C |
| Lead Solder Temperature <br> $(1.6$ mm below seating plane) |  |  | $260^{\circ}$ for 10 s | C |
| Average Forward Current, each channel |  |  | 8 | mA |
| Peak Input Current, each channel | $\mathrm{I}_{\mathrm{FAVG}}$ |  | $20[1]$ | mA |
| Reverse Input Voltage, each channel | $\mathrm{I}_{\mathrm{FPK}}$ |  | 3 | V |
| Average Output Current, each channel | $\mathrm{V}_{\mathrm{R}}$ |  | 15 | mA |
| Supply Voltage | $\mathrm{I}_{\mathrm{O}}$ |  | 20 | V |
| Output Voltage, each channel | $\mathrm{V}_{\mathrm{CC}}$ |  | 0.0 | 20 |
| Package Power Dissipation, each channel | $\mathrm{V}_{\mathrm{O}}$ | -0.3 | C | V |
| Single Channel Product Only | $\mathrm{P}_{\mathrm{D}}$ |  | 200 | mW |
| Tri-State Enable Voltage |  |  |  | Cl |

## 8 Pin Ceramic DIP Single Channel Schematic



Note enable pin 6. An external $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ bypass capacitor is recommended between $\mathrm{V}_{\mathrm{Cc}}$ and ground for each package type.

## ESD Classification

| (MIL-STD-883, Method 3015) |  |
| :--- | :---: |
| HCPL-5200/01/0K and HCPL-6230/31/3K | (迕), Class 1 |
| HCPL-5230/31/3K and HCPL-6250/51/5K | (Dot), Class 3 |

## Recommended Operating Conditions

| Parameter | Symbol | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 20 | V |
| Input Current, High Level, each channel | $\mathrm{I}_{\mathrm{FH}}$ | 2 | 8 | mA |
| Input Voltage, Low Level, each channel | $\mathrm{V}_{\mathrm{FL}}$ | 0 | 0.8 | V |
| Fan Out (TTL Load), each channel | N |  | 4 |  |
| Single Channel Product Only |  |  |  |  |
| High Level Enable Voltage | $\mathrm{V}_{\mathrm{EH}}$ | 2.0 | 20 | V |
| Low Level Enable Voltage | $\mathrm{V}_{\mathrm{EL}}$ | 0 | 0.8 | V |

Electrical Characteristics
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 20 \mathrm{~V}, 2 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{F}(\mathrm{ON})} \leq 8 \mathrm{~mA}, 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{F}(\mathrm{OFF})} \leq 0.8 \mathrm{~V}$, unless otherwise specified.

| Parameter |  | Symbol | Group A, Sub-groups ${ }^{[11]}$ | Test Conditions |  | Limits |  |  | Units | Fig. | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  |  | Typ.* | Max. |  |  |  |
| Logic Low Output Voltage |  |  | V OL | 1,2,3 | $\mathrm{I}_{\mathrm{OL}}=6.4 \mathrm{~mA}$ <br> (4 TTL Loads) |  |  |  | 0.5 | V | 1,3 | 2 |
| Logic High Output Voltage |  | $\mathrm{V}_{\mathrm{OH}}$ | 1,2,3 | $\begin{gathered} \mathrm{l}_{\mathrm{OH}}=-2.6 \mathrm{~mA}, \\ \left(* \mathrm{~V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}-2.1 \mathrm{~V}\right) \end{gathered}$ |  | 2.4 | ** |  | V | 2,3 | 2 |
|  |  | NA | $\mathrm{I}_{\mathrm{OH}}=-0.32 \mathrm{~mA}$ |  |  | 3.1 |  |  |  |  |  |
| Output Leakage <br> Current ( $\mathrm{V}_{\text {OUT }}>\mathrm{V}_{\mathrm{CC}}$ ) |  |  | ІОнн | 1,2,3 | $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ | $\begin{gathered} \mathrm{I}_{\mathrm{F}}=8 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{CC}}= \\ 4.5 \mathrm{~V} \end{gathered}$ |  |  | 100 | $\mu \mathrm{A}$ |  | 2 |
|  |  | $\mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}$ |  |  |  |  |  | 500 |  |  |  |  |
| Logic <br> Low <br> Supply <br> Current | Single Channel | $I_{\text {cCL }}$ | 1,2,3 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{F}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{E}}= \\ \text { Don't } \\ \text { Care } \end{gathered}$ |  | 4.5 | 6 | mA |  |  |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}$ |  |  | 5.3 | 7.5 |  |  |  |  |
|  | Dual Channel |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\begin{gathered} V_{F 1}=V_{F 2} \\ =0 \mathrm{~V} \end{gathered}$ |  | 9.0 | 12 |  |  |  |  |
|  |  |  |  | $\mathrm{V}_{\text {CC }}=20 \mathrm{~V}$ |  |  | 10.6 | 15 |  |  |  |  |
|  | Quad Channel |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $V_{F 1}=V_{F 2}$ |  | 14 | 24 |  |  |  |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{F} 4}=0 \mathrm{~V}$ |  | 17 | 30 |  |  |  |  |
| Logic <br> High <br> Supply <br> Current | Single Channel | $\mathrm{I}_{\text {CCH }}$ | 1,2,3 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\begin{gathered} \mathrm{I}_{\mathrm{F}}=8 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{E}}= \\ \mathrm{Don}^{\prime} \mathrm{t} \end{gathered}$ <br> Care |  | 2.9 | 4.5 | mA |  |  |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}$ |  |  | 3.3 | 6 |  |  |  |  |
|  | Dual Channel |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\begin{gathered} \mathrm{I}_{\mathrm{F} 1}=\mathrm{I}_{\mathrm{F} 2}= \\ 8 \mathrm{~mA} \end{gathered}$ |  | 5.8 | 9 |  |  |  |  |
|  |  |  |  | $\mathrm{V}_{\text {CC }}=20 \mathrm{~V}$ |  |  | 6.6 | 12 |  |  |  |  |
|  | Quad Channel |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\begin{gathered} I_{F 1}=I_{F 2}= \\ I_{F 3}=I_{F 4}= \\ 8 \mathrm{~mA} \end{gathered}$ |  | 9 | 18 |  |  |  |  |
|  |  |  |  | $\mathrm{V}_{\text {CC }}=20 \mathrm{~V}$ |  |  | 11 | 24 |  |  |  |  |
| Logic Low Short Circuit Output Current |  | losL | 1,2,3 | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}= \\ 5.5 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\mathrm{F}}=0 \mathrm{~V}$ | 20 |  |  | mA |  | 2,3 |  |
|  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}$ |  | 35 |  |  |  |  |  |  |  |  |
| Logic High Short Circuit Output Current |  |  | loSH | 1,2,3 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{F}}=8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{GND} \end{aligned}$ |  |  | -10 | mA |  | 2,3 |
|  |  | $\mathrm{V}_{\text {CC }}=20 \mathrm{~V}$ |  |  |  |  |  | -25 |  |  |  |  |
| Input Forward Voltage |  | $\mathrm{V}_{\mathrm{F}}$ | 1,2,3 | $\mathrm{I}_{\mathrm{F}}=8 \mathrm{~mA}$ |  | 1.0 | 1.3 | 1.8 | V | 4 | 2 |  |
| Input Reverse Breakdown Voltage |  | $B V_{R}$ | 1,2,3 | $\mathrm{I}_{\mathrm{R}}=10 \mu \mathrm{~A}$ |  | 3 |  |  | V |  | 2 |  |
| Input-Output Insulation Leakage Current |  | $\mathrm{I}_{\text {-O }}$ | 1 | $\begin{gathered} \mathrm{V}_{\mathrm{I}-\mathrm{O}}=1500 \mathrm{Vdc}, \mathrm{t}=5 \mathrm{~s}, \\ \mathrm{RH} \leq 65 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ |  |  |  | 1.0 | $\mu \mathrm{A}$ |  | 4, 5 |  |
| Logic High Common Mode Transient Immunity |  | \|CMH| | 9, 10, 11 | $\mathrm{I}_{\mathrm{F}}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CM}}$ | $=50 \mathrm{~V}$ P-P | 1000 | 10,000 |  | V/ $/ \mathrm{s}$ | 9 | 2, 6, 12 |  |
| Logic Low Common Mode Transient Immunity |  | \|CM ${ }_{\text {L }}$ | 9, 10, 11 | $\mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CM}}$ | $=50 \mathrm{VP-P}$ | 1000 | 10,000 |  | V/us | 9 | 2,6,12 |  |
| Propagation Delay Time to Logic Low |  | $\mathrm{t}_{\text {PHL }}$ | 9, 10, 11 |  |  |  | 173 | 350 | ns | 5,6 | 2,7 |  |
| Propagation Delay Time to Logic High |  | tplH | 9, 10, 11 |  |  |  | 118 | 350 | ns | 5,6 | 2,7 |  |

## Electrical Characteristics - Single Channel Product Only

$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 20 \mathrm{~V}, 2 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{F}(\mathrm{ON})} \leq 8 \mathrm{~mA}, 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{F}(\mathrm{OFF})} \leq 0.8 \mathrm{~V}, 2.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{EH}} \leq 20 \mathrm{~V}, 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{EL}} \leq 0.8 \mathrm{~V}$, unless otherwise specified.

| Parameter | Symbol | Group A, Sub-groups ${ }^{[11]}$ | Test Conditions |  | Limits |  |  | Units | Fig. | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ.* | Max. |  |  |  |
| High Impedance State Output Current | lozl | 1,2,3 | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{EN}}=2 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{F}}=0 \mathrm{~V} \end{gathered}$ |  |  | -20 | $\mu \mathrm{A}$ |  |  |
|  | $\mathrm{l}_{\text {OzH }}$ | 1,2,3 | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | $V_{E N}=2 \mathrm{~V},$ |  |  | 20 | $\mu \mathrm{A}$ |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  |  |  | 100 |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}$ |  |  |  | 500 |  |  |  |
| Logic High Enable Voltage | $\mathrm{V}_{\mathrm{EH}}$ | 1,2,3 |  |  | 2.0 |  |  | V |  |  |
| Logic Low Enable Voltage | $\mathrm{V}_{\mathrm{EL}}$ | 1,2,3 |  |  |  |  | 0.8 | V |  |  |
| Logic High Enable Current | $I_{\text {EH }}$ | 1,2,3 | $\mathrm{V}_{\text {EN }}$ | 2.7 V |  |  | 20 | $\mu \mathrm{A}$ |  |  |
|  |  |  | $\mathrm{V}_{\text {EN }}$ | 5.5 V |  |  | 100 |  |  |  |
|  |  |  | $\mathrm{V}_{\text {EN }}$ | 20 V |  | 0.004 | 250 |  |  |  |
| Logic Low Enable Current | $\mathrm{I}_{\text {el }}$ | 1,2,3 | $\mathrm{V}_{\text {EN }}$ | 0.4 V |  |  | -0.32 | mA |  |  |

*All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{F}(\mathrm{ON})}=5 \mathrm{~mA}$ unless otherwise specified.

## Typical Characteristics

All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{F}(\mathrm{ON})}=5 \mathrm{~mA}$ unless otherwise specified.

| Parameter | Symbol | Test Conditions | Typ. | Units | Fig. | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current Hysteresis | $\mathrm{I}_{\text {HYS }}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.07 | mA | 3 | 2 |
| Input Diode Temperature Coefficient | $\frac{\Delta \mathrm{V}_{\mathrm{F}}}{\Delta \mathrm{~T}_{\mathrm{A}}}$ | $\mathrm{I}_{\mathrm{F}}=8 \mathrm{~mA}$ | -1.25 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  | 2 |
| Resistance (Input-Output) | $\mathrm{R}_{\text {l-O }}$ | $\mathrm{V}_{\mathrm{I}-\mathrm{O}}=500 \mathrm{Vdc}$ | $10^{13}$ | $\Omega$ |  | 2, 8 |
| Capacitance (Input-Output) | $\mathrm{Cl}_{1-\mathrm{O}}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 2.0 | pF |  | 2, 8 |
| Input Capacitance | $\mathrm{Clin}^{\text {c }}$ | $\mathrm{V}_{\mathrm{F}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | 20 | pF |  | 2,10 |
| Output Rise Time (10-90\%) | $\mathrm{t}_{\mathrm{r}}$ |  | 45 | ns | 5,7 | 2 |
| Output Fall Time (90-10\%) | $\mathrm{tf}_{f}$ |  | 10 | ns | 5,7 | 2 |
| Single Channel Product Only |  |  |  |  |  |  |
| Output Enable Time to Logic High | $t_{\text {PzH }}$ |  | 30 | ns | 8 |  |
| Output Enable Time to Logic Low | tpzL |  | 30 | ns | 8 |  |
| Output Disable Time from Logic High | $t_{\text {PHZ }}$ |  | 45 | ns | 8 |  |
| Output Disable Time from Logic Low | tplz |  | 55 | ns | 8 |  |
| Multi-Channel Product Only |  |  |  |  |  |  |
| Input-Input Insulation Leakage Current | $I_{\text {I-I }}$ | $\begin{gathered} \mathrm{RH} \leq 65 \%, \\ \mathrm{~V}_{\mathrm{I}-\mathrm{I}}=500 \mathrm{~V}, \mathrm{t}=5 \mathrm{~s} \end{gathered}$ | 0.5 | nA |  | 9 |
| Resistance (Input-Input) | $\mathrm{R}_{\text {I- }}$ | $\mathrm{V}_{\text {I-I }}=500 \mathrm{~V}$ | $10^{13}$ | $\Omega$ |  | 9 |
| Capacitance (Input-Input) | $\mathrm{Cl}_{1-1}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 1.5 | pF |  | 9 |

## Notes:

1. Peak Forward Input Current pulse width $<50 \mu \mathrm{~s}$ at 1 KHz maximum repetition rate.
2. Each channel of a multichannel device.
3. Duration of output short circuit time not to exceed 10 ms
4. All devices are considered two-terminal devices: measured between all input leads or terminals shorted together and all output leads or terminals shorted together.
5. This is a momentary withstand test, not an operating condition.
6. $C M_{\mathrm{L}}$ is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state ( $\mathrm{V}_{\mathrm{O}}<0.8$ $\mathrm{V}) . \mathrm{CM}_{H}$ is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic high state ( $\mathrm{V}_{\mathrm{O}}>$ 2.0 V ).
7. $t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ point on the leading edge of the input pulse to the 1.3 V point on the leading edge of the output pulse. The tpLh propagation delay is measured from the $50 \%$ point on the trailing edge of the input pulse to the 1.3 V point on the trailing edge of the output pulse.
8. Measured between each input pair shorted together and all output connections for that channel shorted together.
9. Measured between adjacent input pairs shorted together for each multichannel device.
10. Zero-bias capacitance measured between the LED anode and cathode.
11. Standard parts receive $100 \%$ testing at $25^{\circ} \mathrm{C}$ (Subgroups 1 and 9). SMD, Class H and Class K parts receive $100 \%$ testing at 25,125, and $-55^{\circ} \mathrm{C}$ (Subgroups 1 and 9, 2 and 10, 3 and 11, respectively).
12. Parameters are tested as part of device initial characterization and after design and process changes. Parameters guaranteed to limits specified for all lots not specifically tested.


Figure 1. Typical Logic Low Output Voltage vs. Temperature.


Figure 3. Output Voltage vs. Forward Input Current.


Figure 5. Test Circuit for $t_{\text {PLH }}, t_{\text {PHL }}, t_{r}$, and $\mathbf{t}_{f}$.


Figure 2. Typical Logic High Output Current vs. Temperature.


Figure 4. Typical Diode Input Forward Characteristic.


Figure 6. Typical Propagation Delay vs. Temperature.


Figure 8. Test Circuit for tphz, tpzh, tplz, and tpzl.



Figure 7. Typical Rise, Fall Time vs. Temperature.

*SEE NOTE 6.

Figure 9. Test Circuit for Common Mode Transient Immunity and Typical Waveforms.


Figure 10. LSTTL to CMOS Interface Circuit.


Figure 12. Series LED Drive with Open Collector Gate ( $4.02 \mathrm{k} \Omega$ Resistor Shunts $\mathrm{I}_{\mathrm{OH}}$ from the LED).



Figure 14. Single Channel Operating Circuit for Burn-in and Steady State Life Tests.

MIL-PRF-38534 Class H, Class K, and DLA SMD Test Program

Avago Technologies' Hi-Rel Optocouplers are in compliance with MIL-PRF-38534 Classes H and K. Class H and Class K devices are also in compliance with DLA drawings 5962-88768 and 5962-88769.
Testing consists of $100 \%$ screening and quality conformance inspection to MIL-PRF-38534.

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Avago Technologies:
5962-8876901PA 5962-8876901XA 5962-88769022A HCPL-5201\#200 HCPL-5201\#300


[^0]:    * Solder contains lead

