# 2.5 Amp Output Current SiC/GaN MOSFET and IGBT Gate Drive Optocoupler in Stretched SO6 

## Data Sheet

## Description

The ACPL-P349/W349 contains an AlGaAs LED, which is optically coupled to an integrated circuit with a power output stage. This optocoupler is ideally suited for driving $\mathrm{SiC} / \mathrm{GaN}$ (Silicon Carbide / Gallium Nitride) MOSFETs and IGBTs used in power conversion applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and high peak output current supplied by this optocoupler make it ideally suited for direct driving $\mathrm{SiC} / \mathrm{GaN}$ MOSFET and IGBT with ratings up to 1200V/100A.

## Functional Diagram



Note: Design Note: A $1 \mu \mathrm{~F}$ bypass capacitor must be connected between pins $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$.

Truth Table

| LED | VCC - VEE <br> "POSITIVE GOING" <br> (i.e., TURN-ON) | VCC - VEE <br> "NEGATIVE GOING" <br> (i.e., TURN-OFF) | VO |
| :--- | :---: | :---: | :---: |
| OFF | $0-30 \mathrm{~V}$ | $30-0 \mathrm{~V}$ | LOW |
| ON | $0-12.1 \mathrm{~V}$ | $11.1-0 \mathrm{~V}$ | LOW |
| ON | $12.1-13.9 \mathrm{~V}$ | $12.9-11.1 \mathrm{~V}$ | TRANSITION |
| ON | $13.9-30 \mathrm{~V}$ | $30-12.9 \mathrm{~V}$ | HIGH |

## Features

- 2.5 A maximum peak output current
- Wide operating $\mathrm{V}_{\mathrm{CC}}$ range: 15 to 30 V
- 110 ns maximum propagation delay
- 50 ns maximum propagation delay difference
- Rail-to-rail output voltage
- $50 \mathrm{kV} / \mu \mathrm{s}$ minimum Common Mode Rejection (CMR) at $\mathrm{V}_{\mathrm{CM}}=1500 \mathrm{~V}$
- LED current input with hysteresis
- $\mathrm{I}_{\mathrm{CC}}=4.2 \mathrm{~mA}$ maximum supply current
- Under Voltage Lock-Out protection (UVLO) with hysteresis
- Industrial temperature range: $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$
- Safety Approval
- UL Recognized 3750/5000 VRMS for 1 min.
- CSA
- IEC/EN/DIN EN 60747-5-5 VIORM $=891 / 1140$ VPEAK


## Applications

- SiC/GaN MOSFET and IGBT gate drive
- Motor drives
- Industrial Inverters
- Renewable energy inverters
- Switching power supplies

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD. The components featured in this datasheet are not to be used in military or aerospace applications or environments

## Ordering Information

ACPL-P349 is UL Recognized with 3750 V $_{\text {RMs }}$ for 1 minute per UL1577. ACPL-W347 is UL Recognized with $5000 \mathrm{~V}_{\mathrm{RMS}}$ for 1 minute per UL1577.

| Part numb | Option | Package | Surface Mount | IEC/EN/DIN EN |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RoHS Compliant |  |  | Tape \& Reel | 60747-5-5 | Quantity |
| ACPL-P349 | -000E | Stretched SO-6 | X |  |  | 100 per tube |
| ACPL-W349 | -500E |  | X | X |  | 1000 per reel |
|  | -060E |  | X |  | X | 100 per tube |
|  | -560E |  | X | X | X | 1000 per reel |

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:
ACPL-P349-560E to order product of Stretched SO-6 Surface Mount package in Tape and Reel packaging with IEC/EN/ DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Example 2:
ACPL-W349-000E to order product of Stretched SO-6 Surface Mount package in Tube packaging and RoHS compliant.
Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

## Package Outline Drawings

ACPL-P349 Stretched S0-6 Package (7 mm clearance)


## ACPL-W349 Stretched S0-6 Package (8 mm clearance)



## Recommended Pb-Free IR Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non- Halide Flux should be used.

## Regulatory Information

The ACPL-P349/W349 is approved by the following organizations:
UL Recognized under UL 1577, component recognition program up to $\mathrm{V}_{\text {ISO }}=3750 \mathrm{~V}_{\text {RMS }}(\mathrm{ACPL}-\mathrm{P} 349)$ and $\mathrm{V}_{\text {ISO }}=5000 \mathrm{~V}_{\text {RMS }}$ (ACPL-W349).

CSA CSA Component Acceptance Notice \#5, File CA 88324
IEC/EN/DIN EN 60747-5-5 Maximum Working Insulation Voltage $\mathrm{V}_{\text {IORM }}=891 \mathrm{~V}_{\text {peak }}$ (ACPL-P349) and $\mathrm{V}_{\text {IORM }}=1140 \mathrm{~V}_{\text {peak }}$ (ACPL(Option 060 Only) W349)

Table 1. IEC/EN/DIN EN 60747-5-5 Insulation Characteristics* (Option 060)

| Description | Symbol | ACPL-P349 <br> Option 060 | ACPL-W349 <br> Option 060 | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation classification per DIN VDE 0110/39, Table 1 for rated mains voltage $\leq 150$ Vrms for rated mains voltage $\leq 300$ Vrms for rated mains voltage $\leq 450 \mathrm{Vrms}$ for rated mains voltage $\leq 600 \mathrm{Vrms}$ for rated mains voltage $\leq 1000$ Vrms |  | $\begin{aligned} & \text { I - IV } \\ & \text { I - IV } \\ & \text { I III } \\ & \text { I - III } \end{aligned}$ | $\begin{aligned} & \text { I - IV } \\ & \text { I - IV } \\ & \text { I - IV } \\ & \text { I - IV } \\ & \text { I III } \end{aligned}$ |  |
| Climatic Classification |  | 40/105/21 | 40/105/21 |  |
| Pollution Degree (DIN VDE 0110/39) |  | 2 | 2 |  |
| Maximum Working Insulation Voltage | VIORM | 891 | 1140 | $V_{\text {PEAK }}$ |
| Input to Output Test Voltage, Method b* <br> $V_{\text {IORM }} \times 1.875=V_{\text {PR }}, 100 \%$ Production Test with $t_{m}=1$ sec, Partial discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1671 | 2137 | $V_{\text {PEAK }}$ |
| Input to Output Test Voltage, Method a* <br> $V_{\text {IORM }} \times 1.6=V_{\text {PR }}$, Type and Sample Test, $\mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, Partial discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1426 | 1824 | $V_{\text {PEAK }}$ |
| Highest Allowable Overvoltage* <br> (Transient Overvoltage $\mathrm{t}_{\mathrm{ini}}=60 \mathrm{sec}$ ) | $\mathrm{V}_{\text {IOTM }}$ | 6000 | 8000 | $V_{\text {PEAK }}$ |
| Safety-limiting values - maximum values allowed in the event of a failure Case Temperature <br> Input Current <br> Output Power | Ts <br> Is, InPuT Ps, output | $\begin{aligned} & 175 \\ & 230 \\ & 600 \end{aligned}$ | $\begin{aligned} & 175 \\ & 230 \\ & 600 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ mA mW |
| Insulation Resistance at $\mathrm{T}_{\mathrm{S}}, \mathrm{V}_{10}=500 \mathrm{~V}$ | RS | $>10^{9}$ | $>10^{9}$ | $\Omega$ |

* Refer to IEC/EN/DIN EN 60747-5-5 Optoisolator Safety Standard section of the Avago Regulatory Guide to Isolation Circuits, AV02-2041EN for a detailed description of Method $a$ and Method $b$ partial discharge test profiles.
Note: These optocouplers are suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits. Surface mount classification is Class A in accordance with CECC 00802.

Table 2. Insulation and Safety Related Specifications

| Parameter | Symbol | ACPL-P349 | ACPL-W349 | Units | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Minimum External Air <br> Gap (Clearance) | $\mathrm{L}(101)$ | 7.0 | 8.0 | mm | Measured from input terminals to output terminals, <br> shortest distance through air. |
| Minimum External <br> Tracking (Creepage) | $\mathrm{L}(102)$ | 8.0 | 8.0 | mm | Measured from input terminals to output terminals, <br> shortest distance path along body. |
| Minimum Internal <br> Plastic Gap <br> (Internal Clearance) | 0.08 | 0.08 | mm | Through insulation distance conductor to conductor, <br> usually the straight line distance thickness between <br> the emitter and detector. |  |
| Tracking Resistance <br> (Comparative Tracking <br> Index) | CTI | $>175$ | $>175$ | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group |  | IIIa | IIIa |  | Material Group (DIN VDE 0110, 1/89, Table 1) |

## Notes:

1. All Avago data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface of a printed circuit board between the solder fillets of the input and output leads must be considered (the recommended Land Pattern does not necessarily meet the minimum creepage of the device). There are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

Table 3. Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Units | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Storage Temperature | Ts | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |  |
| Output IC Junction Temperature | TJ |  | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Average Input Current | $\mathrm{IF}_{\text {( }}^{\text {(VVG }}$ ) |  | 25 | mA | 1 |
| Peak Transient Input Current (<1 $\mu$ s pulse width, 300pps) | $\mathrm{I}_{\mathrm{F} \text { (TRAN) }}$ |  | 1 | A |  |
| Reverse Input Voltage | $\mathrm{V}_{\mathrm{R}}$ |  | 5 | V |  |
| "High" Peak Output Current | ІОН(РЕАК) |  | 2.5 | A | 2 |
| "Low" Peak Output Current | IOL(PEAK) |  | 2.5 | A | 2 |
| Total Output Supply Voltage | $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)$ | 0 | 35 | V |  |
| Output Voltage | $\mathrm{V}_{\text {O(PEAK) }}$ | -0.5 | $\mathrm{V}_{\text {cc }}$ | V |  |
| Output IC Power Dissipation | Po |  | 500 | mW | 3 |
| Total Power Dissipation | $\mathrm{P}_{\mathrm{T}}$ |  | 550 | mW | 4 |

Table 4. Recommended Operating Conditions

| Parameter | Symbol | Min | Max. | Units | Note |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |  |
| Output Supply Voltage | $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)$ | 15 | 30 | V |  |
| Input Current (ON) | $\mathrm{I}_{\mathrm{F}(\mathrm{ON})}$ | 7 | 11 | mA |  |
| Input Voltage (OFF) | $\mathrm{V}_{\mathrm{F}(\mathrm{OFF})}$ | -3.6 | 0.8 | V |  |

## Table 5. Electrical Specifications (DC)

All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=$ Ground. All minimum and maximum specifications are at recommended operating conditions $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $105^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{F}(\mathrm{ON})}=7$ to $11 \mathrm{~mA}, \mathrm{~V}_{\mathrm{F}(\mathrm{OFF})}=-3.6$ to $0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{Ground}, \mathrm{V}_{\mathrm{CC}}=15$ to 30 V ), unless otherwise noted.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Test Conditions | Fig. | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Level Peak Output Current | IOH | -2.0 | -3.4 |  | A | $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{O}}=15 \mathrm{~V}$ | 2,3 | 5 |
| Low Level Peak Output Current | IOL | 2.0 | 4.4 |  | A | $\mathrm{V}_{\mathrm{O}}-\mathrm{V}_{\text {EE }}=15 \mathrm{~V}$ | 5,6 | 5 |
| High Output Transistor R DS (ON) | RDS,OH | 0.5 | 1.7 | 3.5 | $\Omega$ | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~A}$ | 7 | 6 |
| Low Output Transistor RDS(ON) | RDS,OL | 0.3 | 0.7 | 2.0 | $\Omega$ | $\mathrm{loL}=2.0 \mathrm{~A}$ | 8 | 6 |
| High Level Output Voltage | V OH | Vcc-0.4 | Vcc - 0.2 |  | V | $\mathrm{I}_{\mathrm{O}}=-100 \mathrm{~mA}, \mathrm{I}_{\mathrm{F}}=9 \mathrm{~mA}$ | 1,3 | 7,8 |
| High Level Output Voltage | $\mathrm{VOH}^{\text {O }}$ |  | Vcc |  | V | $\mathrm{l}_{\mathrm{O}}=0 \mathrm{~mA}, \mathrm{I}_{\mathrm{F}}=9 \mathrm{~mA}$ | 3 |  |
| Low Level Output Voltage | $\mathrm{V}_{\text {OL }}$ |  | 0.1 | 0.25 | V | $\mathrm{l}_{\mathrm{O}}=100 \mathrm{~mA}$ | 4,6 |  |
| High Level Supply Current | ICCH |  | 2.6 | 4.2 | mA | $\mathrm{I}_{\mathrm{F}}=9 \mathrm{~mA}$ | 9,10 |  |
| Low Level Supply Current | $\mathrm{I}_{\text {CLL }}$ |  | 2.6 | 4.2 | mA | $\mathrm{V}_{\mathrm{F}}=0 \mathrm{~V}$ |  |  |
| Threshold Input Current Low to High | IFLH | 0.4 | 1.3 | 4.0 | mA | $\mathrm{V}_{\mathrm{O}}>5 \mathrm{~V}$ | 11,12 |  |
| Threshold Input Voltage High to Low | $\mathrm{V}_{\text {FHL }}$ | 0.8 |  |  | V |  |  |  |
| Input Forward Voltage | $V_{F}$ | 1.2 | 1.55 | 1.95 | V | $\mathrm{I}_{\mathrm{F}}=9 \mathrm{~mA}$ | 18 |  |
| Temperature Coefficient of Input Forward Voltage | $\Delta \mathrm{V}_{\mathrm{F}} / \Delta \mathrm{T}_{\mathrm{A}}$ |  | -1.7 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |  |  |
| Input Reverse Breakdown Voltage | $B V_{\text {R }}$ | 5 |  |  | V | $\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}$ |  |  |
| Input Capacitance | CIN |  | 70 |  | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{F}}=0 \mathrm{~V}$ |  |  |
| UVLO Threshold | Vuvio+ | 12.1 | 13 | 13.9 | V | $\mathrm{V}_{\mathrm{O}}>5 \mathrm{~V}, \mathrm{IF}=9 \mathrm{~mA}$ |  |  |
|  | VUVLO- | 11.1 | 12 | 12.9 |  |  |  |  |
| UVLO Hysteresis | UVLOHYS | 0.5 | 1.0 |  | V |  |  |  |

## Table 6. Switching Specifications (AC)

All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=$ Ground. All minimum and maximum specifications are at recommended operating conditions $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $105^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{F}(\mathrm{ON})}=7$ to $11 \mathrm{~mA}, \mathrm{~V}_{\mathrm{F}(\mathrm{OFF})}=-3.6$ to $0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{Ground}, \mathrm{V}_{\mathrm{CC}}=15$ to 30 V ), unless otherwise noted.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Test Conditions | Fig. | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time to High Output Level | tpLH | 30 | 55 | 110 | ns | $\begin{aligned} & \mathrm{Rg}=7.5 \Omega, \\ & \mathrm{Cg}=10 \mathrm{nF}, \\ & \mathrm{f}=20 \mathrm{kHz}, \\ & \text { Duty Cycle }=50 \%, \\ & \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 13,14, \\ & 15,16, \\ & 17 \end{aligned}$ |  |
| Propagation Delay Time to Low Output Level | ${ }_{\text {t PHL }}$ | 30 | 55 | 110 | ns |  |  |  |
| Pulse Width Distortion | PWD |  | 0 | 40 | ns |  |  | 9 |
| Propagation Delay Difference Between Any Two Parts | $\begin{aligned} & \text { PDD } \\ & \left(\mathrm{t}_{\text {PHLL }}-\mathrm{t}_{\text {PLH }}\right) \end{aligned}$ | -50 |  | 50 | ns |  | 22, 23 | 10 |
| Propagation Delay Skew | tpSk |  |  | 50 | ns |  |  | 11 |
| Rise Time | $\mathrm{t}_{\mathrm{R}}$ |  | 8 | 28 | ns | $\begin{aligned} & \mathrm{Cg}=1 \mathrm{nF}, \\ & \mathrm{f}=20 \mathrm{kHz}, \\ & \text { Duty Cycle }=50 \%, \\ & \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V} \end{aligned}$ |  |  |
| Fall Time | $\mathrm{t}_{\mathrm{F}}$ |  | 8 | 28 | ns |  |  |  |
| Output High Level Common Mode Transient Immunity | \|CM ${ }_{\text {H }} \mid$ | 50 | 70 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{F}}=9 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=30 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1500 \mathrm{~V} \\ & \text { with split resistors } \end{aligned}$ | 19 | 12, 13 |
| Output Low Level Common Mode Transient Immunity | $\left\|C M_{L}\right\|$ | 50 | 70 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{F}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=30 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1500 \mathrm{~V} \\ & \text { with split resistors } \end{aligned}$ |  | 12, 14 |

Table 7. Package Characteristics
All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. All minimum/maximum specifications are at recommended operating conditions, unless otherwise noted.


[^0]Notes:

1. Derate linearly above $85^{\circ} \mathrm{C}$ free-air temperature at a rate of $0.3 \mathrm{~mA} /{ }^{\circ} \mathrm{C}$.
2. Maximum pulse width $=10 \mu \mathrm{~s}$. This value is intended to allow for component tolerances for designs with $I O$ peak minimum $=2.0 \mathrm{~A}$. See applications section for additional details on limiting loн peak.
3. Derate linearly above $85^{\circ} \mathrm{C}$ free-air temperature at a rate of $12.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
4. Derate linearly above $85^{\circ} \mathrm{C}$ free-air temperature at a rate of $13.75 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$. The maximum LED junction temperature should not exceed $125{ }^{\circ} \mathrm{C}$.
5. Maximum pulse width $=10 \mu \mathrm{~s}$.
6. Output is sourced at -2.0 A/2.0 A with a maximum pulse width $=10 \mu \mathrm{~s}$.
7. In this test $\mathrm{V}_{\mathrm{OH}}$ is measured with a dc load current. When driving capacitive loads, $\mathrm{V}_{\mathrm{OH}}$ will approach $\mathrm{V}_{\mathrm{CC}}$ as $\mathrm{I}_{\mathrm{OH}}$ approaches zero amps.
8. Maximum pulse width $=1 \mathrm{~ms}$.
9. Pulse Width Distortion (PWD) is defined as $\left|t_{\text {PHL }}-t_{\text {PLH }}\right|$ for any given device.
10. Propagation Delay Difference (PDD) is the difference between $t_{P H L}$ and $t_{P L H}$ between any two units under the same test condition.
11. Propagation Delay Skew ( $\mathrm{tpSK}^{\prime}$ ) is the difference in $\mathrm{t}_{\text {PHL }}$ or $t_{\text {PLH }}$ between any two units under the same test condition.
12. Pin 2 needs to be connected to LED common. Split resistor network in the ratio $1.5: 1$ with $232 \Omega$ at the anode and $154 \Omega$ at the cathode.
13. Common mode transient immunity in the high state is the maximum tolerable $d V_{C M} / d t$ of the common mode pulse, $V_{C M}$, to assure that the output will remain in the high state (i.e., $\mathrm{V}_{\mathrm{O}}>15.0 \mathrm{~V}$ ).
14. Common mode transient immunity in a low state is the maximum tolerable $d V_{C M} / d t$ of the common mode pulse, $V_{C M}$, to assure that the output will remain in a low state (i.e., $\mathrm{V}_{\mathrm{O}}<1.0 \mathrm{~V}$ ).
15. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 4500 \mathrm{~V}_{\text {RMS }}$ for 1 second (leakage detection current limit, $\mathrm{I}_{1-\mathrm{O}} \leq 5 \mu \mathrm{~A}$ ).
16. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 6000 \mathrm{~V}_{\text {RMS }}$ for 1 second (leakage detection current limit $\mathrm{l}_{-\mathrm{O}} \leq 5 \mu \mathrm{~A}$ ).
17. Device considered a two-terminal device: pins 1, 2, and 3 shorted together and pins 4,5 and 6 shorted together.
18. The device was mounted on a high conductivity test board as per JEDEC 51-7.


Figure 1. $\mathrm{V}_{\mathrm{OH}}$ vs. temperature


Figure 3. $\mathrm{I}_{\mathrm{OH}}$ vs. $\mathrm{V}_{\mathrm{OH}}$


Figure 5. IoL vs. temperature


Figure 2. $\mathrm{I}_{\mathrm{OH}}$ vs. temperature


Figure 4. $\mathrm{V}_{0 \mathrm{~L}}$ vs. Temperature


Figure 6. $\mathrm{I}_{\mathrm{LL}}$ vs. VOL


Figure 7. $\mathrm{R}_{\mathrm{DS}, \mathrm{OH}}$ vs. temperature


Figure 9. Icc vs. temperature


[^1]

Figure 8. $R_{D S, 0 L}$ vs. temperature


Figure 10. Icc vs. VCC


Figure 12. IFLH vs. temperature


Figure 13. Propagation delay vs. $V_{\text {CC }}$


Figure 15. Propagation delay vs. temperature


Figure 17. Propagation delay vs. Cg


Figure 14. Propagation delay vs. $I_{F}$


Figure 16. Propagation delay vs. Rg


Figure 18. Input Current vs. forward voltage


Figure 19. CMR test circuit with split resistors network and waveforms

## Application Information

## Product Overview Description

The ACPL-P349/W349 is an optically isolated power output stage capable of driving $\mathrm{SiC} / \mathrm{GaN}$ MOSFET or IGBT. Based on BCDMOS technology, this gate drive optocoupler delivers higher peak output current, better rail-to-rail output voltage performance and two times faster speed than the previous generation products.

The high peak output current and short propagation delay are needed for fast SiC/GaN MOSFET switching to reduce dead time and improve system overall efficiency. Rail-torail output voltage ensures that the $\mathrm{SiC} / \mathrm{GaN}$ MOSFET or IGBT's gate voltage is driven to the optimum intended level with no power loss. This helps the designer lower the system power which is suitable for bootstrap power supply operation.

It has very high CMR(common mode rejection) rating which allows the microcontroller and the $\mathrm{SiC} / \mathrm{GaN}$ MOSFET or IGBT to operate at very large common mode noise found in industrial motor drives and other power switching applications. The input is driven by direct LED current and has a hysteresis that prevents output oscillation if insufficient LED driving current is applied. This will eliminates the need of additional Schmitt trigger circuit at the input LED.

The stretched SO6 package which is up to $50 \%$ smaller than conventional DIP package facilitates smaller more compact design. These stretched packages are compliant to many industrial safety standards such as IEC/EN/DIN EN 60747-5-5, UL 1577 and CSA.

## Recommended Application Circuit

The recommended application circuit shown in Figure 20 illustrates a typical gate drive implementation using the ACPL-P349/W349.

The supply bypass capacitors ( $1 \mu \mathrm{~F}$ ) provide the large transient currents necessary during a switching transition. Because of the transient nature of the charging currents, a low current ( 4.2 mA ) power supply will be enough to power the device. The split resistors (in the ratio of 1.5:1) across the LED will provide a high CMR response by providing a balanced resistance network across the LED.

The gate resistor $\mathrm{R}_{\mathrm{G}}$ serves to limit gate charge current and controls the MOSFET switching times.

In PC board design, care should be taken to avoid routing the $\mathrm{SiC} / \mathrm{GaN}$ MOSFET drain or source traces close to the ACPL-P349/W349 input as this can result in unwanted coupling of transient signals into ACPL-P349/W349 and degrade performance.


Figure 20. Recommended application circuit with split resistors LED drive.

## Selecting the Gate Resistor (RG)

Step 1: Calculate $R_{G}$ minimum from the lol peak specification. The $\operatorname{SiC} / G a N$ MOSFET and $R_{G}$ in Figure 20 can be analyzed as a simple RC circuit with a voltage supplied by ACPL-P349/W349.

$$
\begin{aligned}
\mathrm{R}_{\mathrm{G}} & \geq \frac{\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}}{I_{\mathrm{ILPEAK}}}-\mathrm{R}_{\mathrm{DS}, \mathrm{OH}(\mathrm{MIN})} & \mathrm{R}_{\mathrm{G}} & \geq \frac{\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}}{I_{\text {OLPEAK }}}-R_{D S}, \mathrm{OL}(\mathrm{MIN}) \\
& =\frac{20-(-5) \mathrm{V}}{2.5 \mathrm{~A}}-0.5 \Omega & \text { or } & \\
& =9.5 \Omega & & \frac{20-(-5) \mathrm{V}}{2.5 \mathrm{~A}}-0.3 \Omega \\
& & & 9.7 \Omega
\end{aligned}
$$

The external gate resistor, $R_{G}$ and internal minimum turn-on resistance, $R_{D S O N}$ will ensure the output current will not exceed the device absolute maximum rating of 2.5 A . In this case, we will use the worst case $\mathrm{R}_{\mathrm{G}} \geq 9.7 \Omega$.

Step 2: Check the ACPL-P349/W349 power dissipation and increase $\mathrm{R}_{\mathrm{G}}$ if necessary. The ACPL-P349/W349 total power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ is equal to the sum of the emitter power $\left(\mathrm{P}_{\mathrm{E}}\right)$ and the output power ( $\mathrm{P}_{\mathrm{O}}$ ).

```
\(\mathrm{P}_{\mathrm{T}}=\mathrm{P}_{\mathrm{E}}+\mathrm{P}_{\mathrm{O}}\)
\(P_{E}=I_{F} \cdot V_{F} \cdot\) Duty Cycle
\(\mathrm{P}_{\mathrm{O}}=\mathrm{P}_{\mathrm{O}(\mathrm{BIAS})}+\mathrm{P}_{\mathrm{O}(\text { SWITCHING })}\)
    \(=\mathrm{I}_{\mathrm{CC}} \cdot\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)+\mathrm{P}_{\mathrm{HS}}+\mathrm{P}_{\mathrm{LS}}\)
\(\mathrm{P}_{\mathrm{HS}}=\left(\mathrm{V}_{\mathrm{CC}}{ }^{*} \mathrm{Q}_{\mathrm{G}}{ }^{* f}\right) * \mathrm{R}_{\mathrm{DS}, \mathrm{OH}(\mathrm{MAX})} /\left(\mathrm{R}_{\mathrm{DS}, \mathrm{OH}(\mathrm{MAX})}+\mathrm{R}_{\mathrm{G}}\right) / 2\)
\(P_{L S}=\left(V_{C C}{ }^{*} \mathrm{Q}_{\mathrm{G}}{ }^{*} \mathrm{f}\right) * R_{\mathrm{DS}, \mathrm{OL}(\mathrm{MAX})} /\left(\mathrm{R}_{\mathrm{DS}, \mathrm{OL}(\mathrm{MAX})}+\mathrm{R}_{\mathrm{G}}\right) / 2\)
```

Using $\mathrm{I}_{\mathrm{F}}($ worst case $)=11 \mathrm{~mA}, \mathrm{Rg}=9.7 \Omega$, Max Duty Cycle $=80 \%, \mathrm{Q}_{\mathrm{G}}=100 \mathrm{nC}(1200 \mathrm{~V} 30 \mathrm{~A} \mathrm{SiC/GaN} \mathrm{MOSFET}), \mathrm{f}=200 \mathrm{kHz}$ and $\mathrm{T}_{\mathrm{A}} \max =85^{\circ} \mathrm{C}$ :

$$
\begin{aligned}
\mathrm{P}_{\mathrm{E}} & =11 \mathrm{~mA} \cdot 1.95 \mathrm{~V} \cdot 0.8=17 \mathrm{~mW} \\
\mathrm{P}_{\mathrm{HS}} & =(25 \mathrm{~V} \cdot 100 \mathrm{nC} \cdot 200 \mathrm{kHz}) \cdot 3.5 \Omega /(3.5 \Omega+9.7 \Omega) / 2=66.3 \mathrm{~mW} \\
\mathrm{P}_{\mathrm{LS}} & =(25 \mathrm{~V} \cdot 100 \mathrm{nC} \cdot 200 \mathrm{kHz}) \cdot 2.0 \Omega /(2.0 \Omega+9.7 \Omega) / 2=42.7 \mathrm{~mW} \\
\mathrm{P}_{\mathrm{O}} & =4.2 \mathrm{~mA} \cdot 25 \mathrm{~V}+66.3 \mathrm{~mW}+42.7 \mathrm{~mW} \\
& =214 \mathrm{~mW}<500 \mathrm{~mW}\left(\mathrm{PO}_{\mathrm{O}}(\mathrm{MAX}) @ 85^{\circ} \mathrm{C}\right)
\end{aligned}
$$

The value of 4.2 mA for $\mathrm{I}_{\mathrm{Cc}}$ in the previous equation is the maximum $\mathrm{I}_{\mathrm{CC}}$ over the entire operating temperature range.
Since $\mathrm{P}_{\mathrm{O}}$ is less than $\mathrm{P}_{\mathrm{O}(\mathrm{MAX})}, \mathrm{Rg}=9.7 \Omega$ is alright for the power dissipation.

## LED Drive Circuit Considerations for High CMR Performance

Figure 21 shows the recommended drive circuit for the ACPL-P349/W349 that gives optimum common-mode rejection. The two current setting resistors balance the common mode impedances at the LED's anode and cathode. The balanced lLED-setting resistors help equalize the common mode voltage change at the anode and cathode. The shunt drive input circuit will also help to achieve high CML performance by shunting the LED in the off state.


[^2]
## Dead Time and Propagation Delay Specifications

The ACPL-P349/W349 includes a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time period during which both the high and low side power transistors (Q1 and Q2 in Figure 20) are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices between the high and low voltage motor rails.

To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 22. The amount of delay necessary to achieve this condition is equal to the maximum value of the propagation delay difference specification, PDD $_{\text {MAX }}$, which is specified to be 100 ns over the operating temperature range of $40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specifications as shown in Figure 23. The maximum dead time for the ACPL-P349/W349 is $100 \mathrm{~ns}\left(=50 \mathrm{~ns}-(-50 \mathrm{~ns})\right.$ ) over an operating temperature range of $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical MOSFETs.

*PDD = PROPAGATION DELAY DIFFERENCE
NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS are taken at the same temperature and test conditions.

*PDD = PROPAGATION DELAY DIFFERENCE
NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION
DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.
Figure 23. Waveforms for dead time.

## LED Current Input with Hysteresis

The detector has optical receiver input stage with built in Schmitt trigger to provide logic compatible waveforms, eliminating the need for additional wave shaping. The hysteresis (Figure 11) provides differential mode noise immunity and minimizes the potential for output signal chatter.

## Thermal Model for ACPL-P347/W347 Stretched S06 Package Optocoupler

Definitions:
$\mathrm{R}_{11}$ : Junction to Ambient Thermal Resistance of LED due to heating of LED
$\mathrm{R}_{12}$ : Junction to Ambient Thermal Resistance of LED due to heating of Detector (Output IC)
$\mathrm{R}_{21}$ : Junction to Ambient Thermal Resistance of Detector (Output IC) due to heating of LED.
$\mathrm{R}_{22}$ : Junction to Ambient Thermal Resistance of Detector (Output IC) due to heating of Detector (Output IC).
$\mathrm{P}_{1}$ : Power dissipation of LED (W).
$P_{2}$ : Power dissipation of Detector / Output IC (W).
$\mathrm{T}_{1}$ : Junction temperature of LED $\left({ }^{\circ} \mathrm{C}\right)$.
$\mathrm{T}_{2}$ : Junction temperature of Detector $\left({ }^{\circ} \mathrm{C}\right)$.
$\mathrm{T}_{\mathrm{A}}$ : Ambient temperature.
Ambient Temperature: Junction to Ambient Thermal Resistances were measured approximately 1.25 cm above optocoupler at $\sim 23^{\circ} \mathrm{C}$ in still air

| Thermal Resistance | ${ }^{\circ} \mathbf{C} / \mathbf{W}$ |
| :---: | :---: |
| $\mathrm{R}_{11}$ | 135 |
| $\mathrm{R}_{12}$ | 27 |
| $\mathrm{R}_{21}$ | 39 |
| $\mathrm{R}_{22}$ | 47 |

This thermal model assumes that an 6-pin single-channel plastic package optocoupler is soldered into a $7.62 \mathrm{~cm} \times 7.62$ cm printed circuit board (PCB) per JEDEC standards. The temperature at the LED and Detector junctions of the optocoupler can be calculated using the equations below.
$\mathrm{T}_{1}=\left(\mathrm{R}_{11} * \mathrm{P}_{1}+\mathrm{R}_{12} * \mathrm{P}_{2}\right)+\mathrm{T}_{\mathrm{A}}-$ (1)
$\mathrm{T}_{2}=\left(\mathrm{R}_{21} * \mathrm{P}_{1}+\mathrm{R}_{22} * \mathrm{P}_{2}\right)+\mathrm{T}_{\mathrm{A}}-$ - (2)
Using the given thermal resistances and thermal model formula in this datasheet, we can calculate the junction temperature for both LED and the output detector. Both junction temperatures should be within the absolute maxi $\neg m u m$ rating.
For example, given $\mathrm{P}_{1}=17 \mathrm{~mW}, \mathrm{P}_{2}=214 \mathrm{~mW}, \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ :
LED junction temperature,

$$
\begin{aligned}
\mathrm{T}_{1} & =\left(\mathrm{R}_{11} * \mathrm{P}_{1}+\mathrm{R}_{12} * \mathrm{P}_{2}\right)+\mathrm{T}_{\mathrm{A}} \\
& =(135 * 0.017+27 * 0.214)+85 \\
& =93.1^{\circ} \mathrm{C}
\end{aligned}
$$

Output IC junction temperature,

$$
\begin{aligned}
\mathrm{T}_{2} & =\left(\mathrm{R}_{21} \times \mathrm{P}_{1}+\mathrm{R}_{22} \times \mathrm{P}_{2}\right)+\mathrm{T}_{\mathrm{A}} \\
& =(39 * 0.017+47 * 0.214)+85 \\
& =95.7^{\circ} \mathrm{C}
\end{aligned}
$$

$\mathrm{T}_{1}$ and $\mathrm{T}_{2}$ should be limited to $125^{\circ} \mathrm{C}$ based on the board layout and part placement.

## Related Application Notes

| AV02-0421EN | AN-5336 | Gate Drive Optocoupler Basic Design for IGBT / MOSFET |
| :--- | :--- | :--- |
| AV02-3698EN | AN-1043 | Common-Mode Noise: Sources and Solutions |
| AV02-0310EN | Reliability Data | Plastics Optocouplers Product ESD and Moisture Sensitivity |

DISCLAIMER: Avago's products and software are not specifically designed, manufactured or authorized for sale as parts, components or assemblies for the planning, construction, maintenance or direct operation of a nuclear facility or for use in medical devices or applications. Customer is solely responsible, and waives all rights to make claims against Avago or its suppliers, for all loss, damage, expense or liability in connection with such use.

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Avago Technologies:
ACPL-P349-500E ACPL-P349-000E ACPL-W349-560E ACPL-W349-000E ACPL-W349-060E ACPL-W349-500E ACPL-P349-060E ACPL-P349-560E


[^0]:    * The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or Avago Technologies Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."

[^1]:    Figure 11. IfLH hysteresis

[^2]:    Figure 21. Recommended high-CMR drive circuit for the ACPL-P349/W349.

