

# 32-Mbit (2 M $\times$ 16 / 4 M $\times$ 8) Static RAM

#### **Features**

- Thin small outline package (TSOP) I configurable as 2 M × 16 or as 4 M × 8 static RAM (SRAM)
- Very high speed □ 55 ns
- Wide voltage range 
  □ 2.2 V to 3.7 V
- Ultra low standby power
  - Typical standby current: 3 μA
  - Maximum standby current: 25 μA
- Ultra low active power
  - □ Typical active current: 4.5 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  Features
- Automatic power down when deselected
- Complementary Metal Oxide Semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 48-pin TSOP I package and 48-ball FBGA package

### **Functional Description**


The CY62177EV30 is a high performance CMOS static RAM organized as 2 M words by 16 bits and 4 M words by 8 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life<sup>TM</sup> (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 99 percent when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW or both BHE and BLE are HIGH). The input and output pins (I/O0 through I/O15) are placed in a high impedance state when: deselected ( $\overline{CE}_1$ HIGH or  $\overline{CE}_2$  LOW), outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH and WE LOW).

To write to the device, take Chip Enables ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$   $\underline{\text{HIGH}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) input LOW. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_2$ 0). If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from I/O pins (I/O $_8$  through I/O $_1$ 5) is written to the location specified on the address pins (A $_0$  through A $_2$ 0). To read from the device, take Chip Enables ( $\overline{\text{CE}}_1$  LOW and  $\overline{\text{CE}}_2$  HIGH) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on I/O $_8$  to I/O $_1$ 5. See the Truth Table on page 11 for a complete description of read and write modes.

Pin #13 of the 48 TSOP I package is an DNU pin that must be left floating at all times to ensure proper application.

For a complete list of related resources, click here.

# **Logic Block Diagram**



Cypress Semiconductor Corporation
Document Number: 001-09880 Rev. \*N

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600

Revised November 17, 2015





#### Contents

Pin Configurations	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	18
Cypress Developer Community	
Technical Support	



# **Pin Configurations**

Figure 1. 48-pin TSOP I pinout (Front View) [1, 2]





Figure 2. 48-ball FBGA pinout (Top View)



#### **Product Portfolio**

							Power Di	ssipation			
Product	V <sub>CC</sub> Range (V)			Speed	Operating I <sub>CC</sub> (mA)				- Standby I <sub>SB2</sub> (μΑ)		
Floudet				(ns)	f = 1	MHz	f = 1	Max	Stariuby	'SB2 (μΔ)	
	Min	<b>Typ</b> [3]	Max		<b>Typ</b> [3]	Max	<b>Typ</b> [3]	Max	<b>Typ</b> [3]	Max	
CY62177EV30LL	2.2	3.0	3.7	55	4.5	5.5	35	45	3	25	

#### Notes

- 1. DNU Pin# 13 needs to be left floating to ensure proper application.
- 2. The BYTE pin in the 48-pin TSOP I package has to be tied to V<sub>CC</sub> to use the device as a 2 M × 16 SRAM.

  The 48-pin TSOP I package can also be used as a 4 M × 8 SRAM by tying the BYTE signal to V<sub>SS</sub>. In the 4 M × 8 configuration, Pin 45 is A21, while BHE, BLE, and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used.
- 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ......-55 °C to +125 °C to ground potential  $^{[4, 5]}$  ......-0.3 V to  $V_{CC(max)} + 0.3$  V DC voltage applied to outputs in High Z state  $^{[4,\,5]}$  .....-0.3 V to V\_CC(max) + 0.3 V

DC input voltage $^{[4, 5]}$ 0.3 V to $V_{CC(max)}$ + 0.3 V
Output current into outputs (LOW)20 mA
Static discharge voltage (per MIL-STD-883, method 3015)
Latch up current> 200 mA

### **Operating Range**

Device Range		Ambient Temperature	<b>V</b> <sub>CC</sub> [6]	
CY62177EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.7 V	

#### **Electrical Characteristics**

Over the Operating Range

Dorometer	Description	Toot Co	nditiono		Unit		
Parameter	Description	lest Co	Test Conditions		<b>Typ</b> [7]	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$	V <sub>CC</sub> = 2.20 V	2.0	_	_	V
		$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2.70 \text{ V}$	2.4	_	_	V
$V_{OL}$	Output LOW voltage	$I_{OL} = 0.1 \text{ mA}$	V <sub>CC</sub> = 2.20 V	-	_	0.4	V
		$I_{OL} = 2.1 \text{ mA}$	$V_{CC} = 2.70 \text{ V}$	-	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage	$V_{CC} = 2.2 \text{ V to } 2.7$	7 V	1.8	_	V <sub>CC</sub> + 0.3	V
		V <sub>CC</sub> = 2.7 V to 3.7	2.2	_	V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW voltage	voltage $V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$		-0.3	_	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.7	-0.3	_	0.7 <sup>[8]</sup>	V	
I <sub>IX</sub>	Input leakage current	$GND \le V_I \le V_{CC}$		-1	_	+1	μΑ
l <sub>oz</sub>	Output leakage current	$GND \le V_O \le V_{CC}$	, Output Disabled	-1	_	+1	μΑ
I <sub>cc</sub>	V <sub>CC</sub> operating supply current	$f = f_{Max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	35	45	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	4.5	5.5	mA
I <sub>SB2</sub> <sup>[9, 10]</sup>	Automatic CE power down current – CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 $ $\overline{\text{(BHE and BLE)}} \ge$	$V_{CC}$ − 0.2 V,	-	3	25	μА
		$V_{IN} \ge V_{CC} - 0.2 \text{ V}$ $V_{CC} = 3.7 \text{ V}$	or $V_{IN} \le 0.2  V, f = 0,$				

- 4.  $V_{IL(min)} = -2.0 \text{ V}$  for pulse durations less than 20 ns. 5.  $V_{IH(max)} = V_{CC} + 0.75 \text{ V}$  for pulse durations less than 20 ns.

- Tell Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Under DC conditions the device meets a V<sub>IL</sub> of 0.8 V. However, in dynamic conditions Input LOW Voltage applied to the device must not be higher than 0.7 V.
- 9. The  $\overline{\text{BYTE}}$  pin in the 48-pin TSOP I package has to be tied to  $V_{CC}$  to use the device as a 2 M × 16 SRAM.
  - The 48-pin TSOP I package can also be used as a 4 M  $\times$  8 SRAM by tying the  $\overline{\text{BYTE}}$  signal to  $V_{SS}$ . In the 4 M  $\times$  8 configuration, Pin 45 is A21, while  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$ , and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used.
- 10. Chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ),  $\overline{\text{BYTE}}$ , and Byte Enables ( $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$ ) need to be tied to CMOS levels to meet the  $I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating.



# Capacitance


Parameter [11]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	15	pF
C <sub>OUT</sub>	Output capacitance		15	pF

## **Thermal Resistance**

Parameter [11]	Description	Test Conditions	FBGA	TSOP I	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	38.10	55.91	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		7.54	9.39	°C/W

## **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms



Parameter	2.5 V	3.3 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

#### Note

<sup>11.</sup> Tested initially and after any design or process changes that may affect these parameters.




#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[12]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.5	-	-	V
I <sub>CCDR</sub> [13]	Data retention current	V <sub>CC</sub> = 1.5 V,	_	-	17	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V, or}$				
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t <sub>CDR</sub> <sup>[14]</sup>	Chip deselect to data retention time		0	_	_	ns
t <sub>R</sub> <sup>[15]</sup>	Operation recovery time		55	_	_	ns

#### **Data Retention Waveform**



- 12. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- 13. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>), BYTE, Address Pin A<sub>20</sub> and Byte Enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
   14. Tested initially and after any design or process changes that may affect these parameters.
   15. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

- 16. BHE BLE is the AND of both BHE and BLE. Chip is deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



## **Switching Characteristics**

Over the Operating Range

Parameter [17, 18]	Description	55	ns	l lmit
Parameter [117, 10]	Description	Min	Max	Unit
Read Cycle			•	_
t <sub>RC</sub>	Read cycle time	55	_	ns
t <sub>AA</sub>	Address to data valid	-	55	ns
t <sub>OHA</sub>	Data hold from address change	6	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	-	55	ns
t <sub>DOE</sub>	OE LOW to data valid	-	25	ns
t <sub>LZOE</sub>	OE LOW to LOW Z [19]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [19, 20]	-	18	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[19]</sup>	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[19, 20]</sup>	-	18	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power up	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power down	-	55	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	-	55	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z [19]	10	_	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to HIGH Z [19, 20]	-	18	ns
Write Cycle [21, 22				
t <sub>WC</sub>	Write cycle time	55	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	40	_	ns
t <sub>AW</sub>	Address setup to write end	40	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	40	_	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	40	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from Write End	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [19, 20]	_	20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [19]	10	_	ns

#### Notes

<sup>17.</sup> In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
18. Test conditions for all parameters other than tristate parameters assume signal transition time of 1 V/ns, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Figure 3 on page 5.
19. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZDE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

 $<sup>20.\</sup> t_{HZOE}, t_{HZDE}, t_{HZBE}, and t_{HZWE} \ transitions \ are \ measured \ when \ the \ outputs \ enter \ a \ high \ impedence \ state.$ 

<sup>21.</sup> The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>22.</sup> The minimum write pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



# **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Address Transition Controlled) [23, 24]





Figure 6. Read Cycle No. 2 (OE Controlled) [24, 25]



<sup>23.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ , and  $\overline{CE}_2 = V_{IH}$ .

<sup>24.</sup> WE is HIGH for read cycle.

25. Address valid prior to or coincident with CE<sub>1</sub>, BHE, BLE transition LOW and CE<sub>2</sub> transition HIGH.



## **Switching Waveforms** (continued)

Figure 7. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled)  $^{[26,\ 27,\ 28,\ 29]}$ ADDRESS SCE CE<sub>1</sub>  $CE_2$  $t_{HA}$ t<sub>PWE</sub> WE BHE/BLE t<sub>BW</sub>  $t_{HD}$ VALID DATA DATA I/O XŃÒTÉ 29

Figure 8. Write Cycle No. 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled) [26, 27, 28, 29] twc **ADDRESS** t<sub>SCE</sub>  $CE_2$  $t_{HA}$  $t_{\text{PWE}}$ WE BHE/BLE t<sub>BW</sub> t<sub>HD</sub> VALID DATA DATA I/O NOTE 29 t<sub>HZOE</sub>

#### Notes

- 26. The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates
- 27. Data I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .

  28. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state.

  29. During this period the I/Os are in output state and input signals should not be applied.



# Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW) [30]





Figure 10. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [30, 32]



<sup>30.</sup> If CE<sub>1</sub> goes HIGH and CE<sub>2</sub> goes LOW simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.
31. During this period the I/Os are in output state and input signals should not be applied.
32. The minimum write pulse width for Write Cycle No. 3 (WE controlled, OE LOW) should be sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Input/Output	Mode	Power
Н	X <sup>[33]</sup>	Χ	Χ	X <sup>[33]</sup>	X <sup>[33]</sup>	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
X <sup>[33]</sup>	L	Χ	Χ	X <sup>[33]</sup>	X <sup>[33]</sup>	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
X[33]	X[33]	Χ	Х	Н	Н	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Η	I	L	Н	L	High Z (I/O <sub>8</sub> –I/O <sub>15</sub> ); Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	Data Out (I/O <sub>8</sub> -I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> -I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	High Z (I/O <sub>8</sub> –I/O <sub>15</sub> ); Data In (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )

Note
33. The 'X' (Don't care) state for the chip enables and byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62177EV30LL-55ZXI	51-85183	48-pin TSOP I (12 x 18.4 x 1 mm) Pb-free	Industrial
55	CY62177EV30LL-55BAXI	51-85191	48 ball FBGA (8 x 9.5 x 1.2 mm) Pb-free	Industrial

Contact your local Cypress sales representative for availability of these parts.


#### **Ordering Code Definitions**





# **Package Diagram**

Figure 11. 48-ball FBGA (8  $\times$  9.5  $\times$  1.2 mm) BA48J Package Outline, 51-85191




51-85191 \*C



# Package Diagram (continued)

Figure 12. 48-pin TSOP I (12 × 18.4 × 1 mm) Z48A Package Outline, 51-85183





# **Acronyms**

Acronym	Description		
BHE	Byte High Enable		
BLE	Byte Low Enable		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
OE	Output Enable		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		
WE	Write Enable		

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
ms	millisecond			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
ps	picosecond			
V	volt			
W	watt			



# **Document History Page**

Document Title: CY62177EV30 MoBL <sup>®</sup> , 32-Mbit (2 M × 16 / 4 M × 8) Static RAM Document Number: 001-09880				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	498562	NXR	See ECN	New data sheet.
*A	2544845	VKN / PYRS	07/29/08	Removed 45 ns speed bin Added 70 ns speed bin Added 48-Pin TSOPI package Added footnote# 4 related to TSOPI package Added footnote# 9 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Updated Ordering information table
*B	2589750	VKN / PYRS	10/15/08	Changed pin functions of pin# 10 from NC to A20 and pin# 13 from A20 to DNU in 48-Pin TSOPI package
*C	2668432	VKN / PYRS	03/03/09	Replaced 70 ns speed with 55 ns Extended the V <sub>CC</sub> range to 3.7 V Changed I <sub>CC (max)</sub> spec from 2.8 mA to 4.5 mA at f = 1 MHz Changed I <sub>CC (max)</sub> spec from 30 mA to 45 mA at f = f <sub>(max)</sub> Removed I <sub>SB1</sub> spec Changed I <sub>SB2 (max)</sub> spec from 17 $\mu$ A to 25 $\mu$ A Modified footnote #10
*D	2779867	VKN	10/06/09	Changed status from Preliminary to Final.  Changed $I_{CC \text{ (max)}}$ spec from 4.5 mA to 5.5 mA at f = 1 MHz  Changed $I_{CC \text{ (typ)}}$ spec from 2.2 mA to 4.5 mA at f = 1 MHz  Changed $I_{CC \text{ (typ)}}$ spec from 28 mA to 35 mA at f = f <sub>(max)</sub> Added $V_{IL}$ spec for TSOP I package and footnote# 10  Changed $C_{OUT}$ spec from 10 pF to 15 pF  Included thermal specs  Changed $t_{OHA}$ spec from 10ns to 6ns
*E	2899662	AJU	03/26/10	Removed inactive parts from Ordering Information. Updated Package Diagram
*F	2927528	VKN	05/04/2010	Included BHE, BLE in footnote #11 Added footnote #25 related to chip enable Added Contents and Acronyms Updated links in Sales, Solutions, and Legal Information
*G	3177000	AJU	02/18/2011	Updated Features (Removed FBGA package related information). Updated Pin Configurations (Removed FBGA package related information). Corrected NC to DNU in footnote #2 Updated Electrical Characteristics (Included BHE and BLE in I <sub>SB2</sub> tes conditions to reflect Byte power down feature). Updated Thermal Resistance (Removed FBGA package related information) Updated Data Retention Characteristics (Included BHE and BLE in I <sub>CCDR</sub> tes conditions to reflect Byte power down feature). Added Ordering Code Definitions. Added Acronyms and Units of Measure. Removed FBGA package related information in all instances in the document Updated in new template.
*H	3295175	RAME	06/29/2011	Updated Package Diagram. Updated Table of Contents. Removed reference to AN1064 SRAM system guidelines.
*	3461953	TAVA	12/22/2011	Added Figure 2 and Figure 11. Updated Ordering Information and Ordering Code Definitions. Updated Thermal Resistance.



# **Document History Page** (continued)

Document Title: CY62177EV30 MoBL <sup>®</sup> , 32-Mbit (2 M × 16 / 4 M × 8) Static RAM Document Number: 001-09880				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*J	4100342	VINI	08/21/2013	Updated Switching Characteristics: Added Note 17 and referred the same note in "Parameter" column.  Updated Package Diagram: spec 51-85191 – Changed revision from *B to *C.  Updated to new template.  Completing Sunset Review.
*K	4111710	NILE	09/12/2013	Updated Electrical Characteristics: Updated Note 10.  Updated Data Retention Characteristics: Updated Note 13.
*L	4355423	MEMJ	04/29/2014	Updated Electrical Characteristics: Updated Note 10 (Issue is fixed so pin A <sub>20</sub> can be left floating in standby).  Updated Switching Characteristics: Added Note 22 and referred the same note in Write Cycle (for t <sub>PWE</sub> parameter in WE Controlled, OE LOW condition).  Updated Switching Waveforms: Added Note 32 and referred the same note in Figure 10 (for t <sub>PWE</sub> parameter in WE Controlled, OE LOW condition).
*M	4567826	VINI	11/12/2014	Updated Features: Included 48-ball FBGA package related information.  Updated Functional Description: Added "For a complete list of related resources, click here." at the end.  Updated Maximum Ratings: Referred Notes 4, 5 in "Supply voltage to ground potential".  Completing Sunset Review.
*N	5017414	VINI	11/17/2015	Updated Thermal Resistance: Replaced "2-layer" with "four-layer" in "Test Conditions" column. Changed value of $\Theta_{JA}$ parameter corresponding to TSOP I package from 44.66 °C/W to 55.91 °C/W. Changed value of $\Theta_{JC}$ parameter corresponding to TSOP I package from 12.12 °C/W to 9.39 °C/W. Updated Package Diagram: spec 51-85183 – Changed revision from *C to *D. Updated to new template. Completing Sunset Review.



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers

Lighting & Dower

Lighting & Power Control

Memory PSoC

Interface

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

## **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

#### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2006-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-09880 Rev. \*N

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Cypress Semiconductor:

CY62177EV30LL-55BAXI CY62177EV30LL-55BAXIT CY62177EV30LL-55ZXI CY62177EV30LL-55ZXIT