

Features

- Very high speed: 45 ns □ Wide voltage range: 2.20 V to 3.60 V
- Temperature range:
 □ Industrial: -40 °C to +85 °C
 □ Automotive-A: -40 °C to +85 °C
- Pin compatible with CY62148DV30
- Ultra low standby power
 Typical standby current: 1 μA
 Maximum standby current: 7 μA (Industrial)
- Ultra low active power
 Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with CE and OE features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 36-ball very fine-pitch ball grid array (VFBGA), 32-pin thin small outline package (TSOP) II, and 32-pin small outline integrated circuit (SOIC) ^[1] packages

Logic Block Diagram


Functional Description

The CY62148EV30 is a high performance CMOS static RAM organized as 512K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected (CE HIGH). The eight input and output pins (I/O₀ through I/O₇) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW and WE LOW).

<u>To w</u>rite to the device, take Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₈).

To read <u>from</u> the device, take Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

For a complete list of related 1documentation, click here.



Note

1. SOIC package is available only in 55 ns speed bin.

Cypress Semiconductor Corporation Document Number: 38-05576 Rev. *T 198 Champion Court • San Jose, CA 95134-1709



CY62148EV30 MoBL[®]

Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	-
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	


Ordering Information	.11
Ordering Code Definitions	
Package Diagrams	. 12
Acronyms	. 15
Document Conventions	. 15
Units of Measure	. 15
Document History Page	. 16
Sales, Solutions, and Legal Information	. 19
Worldwide Sales and Design Support	. 19
Products	. 19
PSoC®Solutions	. 19
Cypress Developer Community	. 19
Technical Support	



Pin Configuration

VFBGA, SOIC and TSOP II pinouts are as follows. $^{\left[2,\;3\right]}$

36-ball VFBGA pinout **Top View**



32-pin S0	DIC/TSO Top Vie	P II pinout w
A17 A16 A14 A12 A7 A6 A5 A3 A100 I/O1 I/O12 VS VS	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	32 VCC 31 A15 30 A18 29 WE 28 A13 27 A8 26 A9 25 A11 24 OE 23 A10 22 CE 21 I/O7 20 I/O6 19 I/O5 18 I/O3

Product Portfolio

Product							Power Dissipation					
		Range	ge V _{CC} Range (V)		Speed (ns)	Operating I _{CC} (mA)				Standby I _{SB2} (µA)		
		Range			f = 1 MHz		f = f _{max}					
			Min	Тур ^[4]	Мах		Тур ^[4]	Мах	Тур ^[4]	Max	Тур ^[4]	Max
CY62148EV30LL	VFBGA	Industrial	2.2	3.0	3.6	45	2	2.5	15	20	1	7
	TSOP II	Industrial / Automotive-A										
	SOIC	Industrial	2.2	3.0	3.6	55	2	2.5	15	20	1	7

- SOIC package is available only in 55 ns speed bin.
 NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied
Supply voltage to ground potential–0.3 V to $V_{CC(max)}$ + 0.3 V
DC voltage applied to outputs in High Z State $^{[5,\ 6]}$ 0.3 V to V_{CC(max)} + 0.3 V

Electrical Characteristics

Over the Operating Range

DC input voltage ^[5, 6] 0.3 V to V _{CC(max)} + 0	.3 V
Output current into outputs (LOW)20	mΑ
Static discharge voltage (MIL-STD-883, Method 3015) > 200	01 V
Latch up current> 200	mΑ

Operating Range

Product	Range	Ambient Temperature	V _{CC} ^[7]
CY62148EV30	Industrial / Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V

Parameter	Description	Test Conditions		-45 (Industrial / Automotive-A)				Unit		
				Min	Typ ^[9]	Max	Min	Typ ^[9]	Max	
V _{OH}	Output high voltage	I _{OH} = -0.1 mA	I _{OH} = –0.1 mA		-	-	2.0	-	-	V
		I_{OH} = -1.0 mA, V_{CO}	; <u>≥</u> 2.70 V	2.4	_	_	2.4	-	-	V
V _{OL}	Output low voltage	I _{OL} = 0.1 mA		-	-	0.4	-	-	0.2	V
		I _{OL} = 2.1 mA, V _{CC} ≥	<u>></u> 2.70 V	-	-	0.4	-	-	0.4	V
V _{IH}	Input high voltage	$V_{\rm CC}$ = 2.2 V to 2.7 V	/	1.8	-	V _{CC} + 0.3	1.8	-	V _{CC} + 0.3	V
		$V_{\rm CC}$ = 2.7 V to 3.6 V	V	2.2	-	V _{CC} + 0.3	2.2	-	V _{CC} + 0.3	V
V _{IL}	Input low voltage	$V_{\rm CC}$ = 2.2 V to 2.7 V	For VFBGA and TSOP II packages	-0.3	-	0.6	-	-	-	V
			For SOIC package	-	-	-	-0.3	-	0.4 ^[10]	V
		V _{CC} = 2.7 V to 3.6 V	For VFBGA and TSOP II packages	-0.3	-	0.8	-	-	-	V
			For SOIC package	_	_	_	-0.3	_	0.6 ^[10]	
I _{IX}	Input leakage current	$GND \leq V_I \leq V_C$		-1	-	+1	-1	-	+1	μA
I _{OZ}	Output leakage current	$GND \leq V_O \leq V_{CC}, C$	Output disabled	-1	-	+1	-1	-	+1	μA
I _{CC}	V _{CC} operating	$f = f_{max} = 1/t_{RC}$	V _{CC} = V _{CC(max)} , I _{OUT} = 0 mA, CMOS	_	15	20	-	15	20	mA
	supply current	f = 1 MHz	I _{OUT} = 0 mA, CMOS levels	_	2	2.5	_	2	2.5	
I _{SB1} ^[11]	Automatic CE power down current – CMOS inputs	$\label{eq:central_constraints} \begin{split} \overline{CE} &\geq V_{CC} - 0.2 \text{ V}, \\ V_{\text{IN}} &\geq V_{CC} - 0.2 \text{ V}, \text{ V}_{\text{IN}} \leq 0.2 \text{ V} \\ f &= f_{\text{max}} \text{ (Address and Data Only),} \end{split}$		-	1	7	-	1	7	μA
		f = 0 ($\overline{\text{OE}}$ and $\overline{\text{WE}}$), V _{CC} = 3.60 V								
I _{SB2} ^[11]	Automatic CE power down current – CMOS inputs		or $V_{IN} \leq 0.2 V$,	_	1	7	_	1	7	μA

Notes

Notes
5. V_{IL}(min) = -2.0 V for pulse durations less than 20 ns.
6. V_{IL}(max) = V_{CC} + 0.75 V for pulse durations less than 20 ns.
7. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.
8. SOIC package is available only in 55 ns speed bin.
9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
10. Under DC conditions the device meets a V_{IL} of 0.8V (for V_{CC} range of 2.7 V to 3.6 V) and 0.6 V (for V_{CC} range of 2.2 V to 2.7 V). However, in dynamic conditions input LOW voltage applied to the device must not be higher than 0.6V and 0.4V for the above ranges. This is applicable to SOIC package only.
11. Chip Enable (CE) must be HIGH at CMOS level to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.




Capacitance


Parameter ^[12]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[12]	Description	Test Conditions	36-ball VFBGA Package	32-pin TSOP II Package	32-pin SOIC Package	Unit
JA	(junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit		75.13	55	°C/W
- 30	Thermal resistance (junction to case)	lboard	8.86	8.95	22	°C/W

AC Test Loads and Waveforms





Parameters	2.50 V	3.0 V	Unit
R ₁	16667	1103	Ω
R ₂	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions		Min	Typ ^[13]	Max	Unit
V _{DR}	V _{CC} for data retention			1.5	-	-	V
I _{CCDR} ^[14]	Data retention current	$V_{CC} = 1.5 \text{ V},$ $\overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V}$	Industrial / Automotive-A	_	0.8	7	μΑ
t _{CDR} ^[15]	Chip deselect to data retention time			0	-	-	ns
t _R ^[16]	Operation recovery time		CY62148EV30LL-45	45	_	-	ns
			CY62148EV30LL-55	55	-	-	ns

Data Retention Waveform

Figure 2. Data Retention Waveform



- 13. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C. 14. Chip Enable (CE) must be HIGH at CMOS level to meet the $I_{SB1} / I_{SB2} / I_{CCDR}$ spec. Other inputs can be left floating. 15. Tested initially and after any design or process changes that may affect these parameters. 16. Full device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \,\mu$ s or stable at $V_{CC(min)} \ge 100 \,\mu$ s.



Switching Characteristics

Over the Operating Range

Parameter [17, 18]	Description	-45 (Inc Autom	lustrial / otive-A)	-55 ^[19]		Unit
		Min	Max	Min	Мах	
Read Cycle						
t _{RC}	Read cycle time	45	-	55	-	ns
t _{AA}	Address to data valid	-	45	-	55	ns
t _{OHA}	Data hold from address change	10	-	10	-	ns
t _{ACE}	CE LOW to data valid	-	45	-	55	ns
t _{DOE}	OE LOW to data valid	-	22	-	25	ns
t _{LZOE}	OE LOW to Low Z ^[20]	5	_	5	-	ns
t _{HZOE}	OE HIGH to High Z ^[20, 21]	-	18	-	20	ns
t _{LZCE}	CE LOW to Low Z ^[20]	10	_	10	_	ns
t _{HZCE}	CE HIGH to High Z ^[20, 21]	-	18	_	20	ns
t _{PU}	CE LOW to power up	0	_	0	-	ns
t _{PD}	CE HIGH to power down	-	45	-	55	ns
Write Cycle [22, 23	3]			•		
t _{WC}	Write cycle time	45	_	55	_	ns
t _{SCE}	CE LOW to write end	35	_	40	_	ns
t _{AW}	Address setup to write end	35	_	40	_	ns
t _{HA}	Address hold from write end	0	_	0	_	ns
t _{SA}	Address setup to write start	0	_	0	_	ns
t _{PWE}	WE pulse width	35	_	40	_	ns
t _{SD}	Data setup to write end	25	_	25	-	ns
t _{HD}	Data hold from write end	0	_	0	-	ns
t _{HZWE}	WE LOW to High Z ^[20, 21]	_	18	_	20	ns
t _{LZWE}	WE HIGH to Low Z ^[20]	10	_	10	-	ns

Notes


23. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of tsD and tHZWE.

<sup>Notes
17. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the chip enable signal as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
18. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 1 on page 5.
19. SOIC package is available only in 55 ns speed bin.</sup>

^{20.} At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZOE}, and t_{HZWE} for any given device.
21. t_{HZCE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outp<u>ut enter</u> a high impedance state.
22. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms



- 24. <u>Dev</u>ice is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 25. WE is HIGH for read cycles.

- 26. Address valid before or similar to CE transition LOW. 27. Data I/O is high impedance if $\overline{OE} = V_{\text{IE}}$. 28. If \overline{OE} goes HIGH simultaneously with WE HIGH, the output remains in high impedance state.
- 29. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Embedded in Tomorro

PRESS





Figure 7. Write Cycle No. 3 (WE Controlled, OE LOW) ^[31, 32]



- 30. Data I/O is high impedance if OE = V_{IH}. 31. If CE goes HIGH simultaneously with WE HIGH, the output remains in high impedance state.
- The minimum write cycle pulse with should be equal to the sum of tsD and tHZWE.
 During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE ^[34]	WE	OE	Inputs/Outputs	Mode	Power
н	Х	Х	High Z	Deselect/Power down	Standby (I _{SB})
L	Н	L	Data out	Read	Active (I _{CC})
L	Н	Н	High Z	Output disabled	Active (I _{CC})
L	L	Х	Data in	Write	Active (I _{CC})




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62148EV30LL-45BVI	51-85149	36-ball VFBGA	Industrial
	CY62148EV30LL-45BVXI	51-85149	36-ball VFBGA (Pb-free)	
	CY62148EV30LL-45BVXIT	51-85149	36-ball VFBGA (Pb-free)	
	CY62148EV30LL-45ZSXI	51-85095	32-pin TSOP II (Pb-free)	
	CY62148EV30LL-45ZSXA	51-85095	32-pin TSOP II (Pb-free)	Automotive-A
55	CY62148EV30LL-55SXI	51-85081	32-pin SOIC (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions









Package Diagrams

Figure 8. 36-ball VFBGA (6 × 8 × 1.0 mm) VCF036/BV36/BZ36/BZ36A Package Outline, 51-85149



DETAIL A



		DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.	
А	-	-	1.00	
A1	0.16	-	-	
D		8.00 BSC		
E		6.00 BSC		
D1		5.25 BSC		
E1	3.75 BSC			
MD	8			
ME	6			
N		36		•
ØЬ	0.25	0.30	0.35	
eD	0.75 BSC			
eE	0.75 BSC			
SD	0.375 BSC			
SE	0.375 BSC			

NOTES:


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- AIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. *+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.


51-85149 *G





Package Diagrams (continued)







51-85095 *D



Package Diagrams (continued)





51-85081 *E



Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CMOS	Complementary Metal Oxide Semiconductor
CE	Chip Enable
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure					
°C	degree Celsius					
μA	microampere					
mA	milliampere					
ns	nanosecond					
pF	picofarad					
V	volt					
W	watt					



Document History Page

Region	ECN	Submission Date	Orig. of Change	Description of Change
**	223225	See ECN	AJU	New data sheet.
*A	247373	See ECN	SYT	Changed status from Advance Information to Preliminary. Updated Operating Range (Updated Note 7 (Changed V _{CC} stabilization tim from 100 μ s to 200 μ s)). Updated Data Retention Characteristics (Changed maximum value of I _{CCC} parameter from 2.0 μ A to 2.5 μ A, changed minimum value of t _R parameter fro 100 μ s to t _{RC} ns). Updated Switching Characteristics (Changed minimum value of t _{OF} parameter from 6 ns to 10 ns for both 35 ns and 45 ns speed bin, changed maximum value of t _{DOE} parameter from 15 ns to 18 ns for 35 ns speed bi changed maximum value of t _{HZOE} , t _{HZWE} parameters from 12 ns to 15 ns fr 35 ns speed bin and 15 ns to 18 ns for 45 ns speed bin, changed minimu value of t _{SCE} from 25 ns to 30 ns for 35 ns speed bin and 40 ns to 35 ns fr 45 ns speed bin, changed maximum value of t _{HZCE} parameter from 12 ns 18 ns for 35 ns speed bin and 15 ns to 22 ns for 45 ns speed bin, changed minimum value of t _{SD} parameter from 15 ns to 18 ns for 35 ns speed bin, changed minimum value of t _{SD} parameter from 15 ns to 18 ns for 35 ns speed bin, changed minimum value of t _{SD} parameter from 15 ns to 18 ns for 35 ns speed bin, changed minimum value of t _{SD} parameter from 15 ns to 18 ns for 35 ns speed bin, changed minimum value of t _{SD} parameter from 15 ns to 18 ns for 35 ns speed bin ar 20 ns to 22 ns for 45 ns speed bin). Updated Ordering Information (Changed to include Pb-free Packages).
*В	414807	See ECN	ZSD	Changed status from Preliminary to Final. Changed the address of Cypress Semiconductor Corporation on page #1 fro "3901 North First Street" to "198 Champion Court". Updated Features (Removed 35 ns speed bin). Updated Pin Configuration (Changed ball C3 from DNU to NC, removed th Note "DNU pins have to be left floating or tied to V _{SS} to ensure prop- application." and its reference, added 32-pin SOIC pinout). Updated Electrical Characteristics (Removed "L" version of CY62148EV3 changed maximum value of I _{CC} parameter from 2 mA to 2.5 mA and typic value of I _{CC} parameter from 1.5 mA to 2 mA at f = 1 MHz, changed typical value of I _{CC} parameter from 1.5 mA to 2 mA at f = f _{max} , changed typical value of I _{SB} and I _{SB2} parameters from 0.7 μ A to 15 mA at f = f _{max} , changed typical value of I _{SB} parameters from 2.5 μ A to 7 μ A). Updated AC Test Loads and Waveforms (Changed the AC test load capacitance value from 50 pF to 30 pF). Updated Data Retention Characteristics (Changed maximum value of I _{CCD} parameter from 3 ns to 5 ns, changed minimum value of t _{LZCE} and t _{LZQ} parameters from 6 ns to 10 ns, changed maximum value of t _{LZCE} parameter from 22 ns to 18 ns, changed minimum value of t _{PWE} parameter from 30 ns 35 ns, changed minimum value of t _{SD} from 22 ns to 25 ns). Updated Ordering Information (Updated part numbers and replaced th Package Name column with Package Diagram). Updated Package Diagrams (Updated 36-pin VFBGA from *B to *C, adde 32-pin SOIC package diagram (Figure 10)).
*C	464503	See ECN	NXR	Updated Product Portfolio (Included Automotive Range). Updated Operating Range (Included Automotive Range). Updated Electrical Characteristics (Included Automotive Range). Updated Data Retention Characteristics (Included Automotive Range). Updated Switching Characteristics (Included Automotive Range). Updated Ordering Information (Updated part numbers (Included Automotiv parts and their related information)).



Document History Page (continued)

Region	ECN	Submission Date	Orig. of Change	Description of Change
*D	833080	See ECN	VKN	Updated Electrical Characteristics (Added V _{IL} parameter for SOIC package added Note 10 and referred the same note in the maximum value of V parameter for SOIC package).
*E	890962	See ECN	VKN	Updated Features (Added Note 1 and referred the same note in 32-pin SOI package). Updated Product Portfolio (Removed Automotive Range). Updated Operating Range (Removed Automotive Range). Updated Electrical Characteristics (Removed Automotive Range, added Not 11 and referred the same note in I _{SB2} parameter). Updated Data Retention Characteristics (Removed Automotive Range). Updated Switching Characteristics (Removed Automotive Range). Updated Switching Characteristics (Added values for all parameters for 55 n Industrial range). Updated Ordering Information (Updated part numbers).
*F	987940	See ECN	VKN	Updated Electrical Characteristics (Changed maximum value of V _C parameter from 0.4 V to 0.2 V for Industrial Range at I _{OL} = 0.1 mA, change maximum value of V _{IL} parameter from 0.6 V to 0.4 V for Industrial Range, SOI package at V _{CC} = 2.2 V to 2.7 V, updated Note 10, updated Note 11 (made th note applicable for both I _{SB2} and I _{CCDR} parameters).
*G	2548575	08/05/08	NXR	Updated Features (Included Automotive-A Range). Updated Product Portfolio (Included Automotive-A Range). Updated Operating Range (Included Automotive-A Range). Updated Electrical Characteristics (Included Automotive-A Range). Updated Data Retention Characteristics (Included Automotive-A Range). Updated Switching Characteristics (Included Automotive-A Range). Updated Ordering Information (Updated part numbers (Included Automotive-A parts and their related information)).
*H	2769239	09/25/09	VKN / AESA	Updated Ordering Information (Updated part numbers).
*	2944332	06/04/2010	VKN	Updated Truth Table (Added Note 34 and referred the same note in C column). Updated Package Diagrams.
*J	3007403	08/13/2010	AJU	Added Ordering Code Definitions. Updated in new template.
*K	3110202	12/14/2010	PRAS	Updated Logic Block Diagram. Updated Ordering Code Definitions.
*L	3302901	07/06/2011	RAME	Updated Functional Description (Removed the reference of AN1064). Updated Ordering Code Definitions. Updated Package Diagrams (51-85095). Updated all the notes. Updated in new template.
*M	3363097	09/07/2011	AJU	Updated Data Retention Characteristics (Corrected Note cross-reference for I_{CCDR} parameter (Added Note 14 and referred the same note in I_{CCD} parameter)). Updated Package Diagrams (Updated 36-ball VFBGA and 32-pin SOI package specs).
*N	3546715	03/09/2012	TAVA	Updated Electrical Characteristics (Updated Note 10 (Removed the line "Refetto AN13470 for details".)).
*0	3733339	09/04/2012	JISH	Minor text edits. Sunset review.



Document History Page (continued)

	Title: CY621 Number: 38		[®] , 4-Mbit (5′	12K × 8) Static RAM
Region	ECN	Submission Date	Orig. of Change	Description of Change
*P	4102967	08/23/2013	VINI	Updated Switching Characteristics: Added Note 17 and referred the same note in "Parameter" column. Updated Package Diagrams: spec 51-85081 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.
*Q	4307881	04/09/2014	NILE	Updated Switching Characteristics: Updated description of t _{PD} parameter (Replaced "CE HIGH to power up" with "CE HIGH to power down").
*R	4576526	11/21/2014	NILE	Updated Functional Description: Added "For a complete list of related 1documentation, click here." at the end. Updated Switching Characteristics: Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 32 and referred the same note in Figure 7.
*S	4802206	06/18/2015	NILE	Updated Package Diagrams: spec 51-85149 – Changed revision from *E to *F. spec 51-85095 – Changed revision from *B to *D. Updated to new template.
*T	5234869	04/22/2016	NILE	Updated Ordering Information: Updated part numbers. Updated Ordering Code Definitions (Added Tape and Reel option). Updated Package Diagrams: spec 51-85149 – Changed revision from *F to *G. Updated to new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2004-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under these claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware product. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05576 Rev. *T

Revised April 22, 2016

Page 19 of 19

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor:

 CY62148EV30LL-45BVXI
 CY62148EV30LL-45BVXIT
 CY62148EV30LL-45ZSXI
 CY62148EV30LL-45ZSXI

 CY62148EV30LL-45ZSXA
 CY62148EV30LL-45BVI
 CY62148EV30LL-55SXI
 CY62148EV30LL-55SXIT

 CY62148EV30LL-55ZSXE
 CY62148EV30LL-45BVI
 CY62148EV30LL-55SXI
 CY62148EV30LL-55SXIT

 CY62148EV30LL-55ZSXE
 CY62148EV30LL-45BVIT
 CY62148EV30LL-45ZSXAT
 CY62148EV30LL-55ZSXET

 CY62148EV30LL-45SXI
 CY62148EV30LL-45SXIT
 CY62148EV30LL-55ZSXET
 CY62148EV30LL-55ZSXET