



# 3.3 V 8 K / 16 K × 8 Asynchronous Dual-Port Static RAM


### **Features**

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 8 K / 16 K × 8 organizations (CY7C144AV/CY7C006AV)
- 0.35-micron complementary metal oxide semiconductor (CMOS) for optimum speed/power
- High-speed access: 25 ns
- Low operating power
  - □ Active: I<sub>CC</sub> = 115 mA (typical) □ Standby: I<sub>SB3</sub> = 10 μA (typical)
- Fully asynchronous operation
- Automatic power-down

- Expandable data bus to 16 bits or more using Master/ Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- Pin select for Master or Slave
- Available in 64-pin thin quad flat pack (TQFP) (7C006AV and 7C144AV)
- Pb-free packages available

### **Functional Description**

For a complete list of related documentation, click here.



### Notes

- 1.  $I/O_0$ – $I/O_7$  for × 8 devices.
- A<sub>0</sub>-A<sub>12</sub> for 8K devices; A<sub>0</sub>-A<sub>13</sub> for 16K devices.
- 3. BUSY is an output in master mode and an input in slave mode.

**Cypress Semiconductor Corporation**Document Number: 38-06051 Rev. \*J



### **Contents**

Pin Configurations	3
Selection Guide	4
Pin Definitions	4
Architecture	4
Functional Overview	4
Read and Write Operations	4
Interrupts	
Busy	5
Master/Slave	
Semaphore Operation	5
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	6
AC Test Loads and Waveforms	
Data Retention Mode	7
Timing	
Switching Characteristics	
<u> </u>	10

Non-Contending Read/Write	
Interrupt Operation Example	16
Semaphore Operation Example	16
Ordering Information	17
8 K × 8 3.3 V Asynchronous Dual-Port SRAM	17
16 K × 8 3.3 V Asynchronous Dual-Port SRAM	17
Ordering Code Definitions	17
Package Diagrams	18
Acronyms	19
Document Conventions	19
Units of Measure	19
Document History Page	20
Sales, Solutions, and Legal Information	21
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	



## **Pin Configurations**

Figure 1. 64-pin TQFP pinout (Top View)





Figure 2. 64-pin TQFP pinout (Top View)





### Selection Guide

Description	CY7C144AV/CY7C006AV -25
Maximum access time (ns)	25
Typical operating current (mA)	115
Typical standby current for I <sub>SB1</sub> (mA) (Both ports TTL level)	30
Typical standby current for I <sub>SB3</sub> (μA) (Both ports CMOS level)	10

### **Pin Definitions**

Left Port	Right Port	Description
CEL	CER	Chip enable
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write enable
ŌĒL	ŌĒ <sub>R</sub>	Output enable
A <sub>0L</sub> -A <sub>12/13L</sub> A <sub>0R</sub> -A <sub>12/13R</sub>		Address (A <sub>0</sub> –A <sub>12</sub> for 8K devices; A <sub>0</sub> –A <sub>13</sub> for 16K devices)
I/O <sub>0L</sub> –I/O <sub>7L</sub> I/O <sub>0R</sub> –I/O <sub>7R</sub>		Data bus input/output (I/O <sub>0</sub> –I/O <sub>7</sub> for × 8 devices)
SEM <sub>L</sub>	SEM <sub>R</sub>	Semaphore Enable
ĪNT <sub>L</sub>	INT <sub>R</sub>	Interrupt flag
BUSY <sub>L</sub>	BUSYR	Busy flag
M/S	•	Master or Slave select
V <sub>CC</sub>		Power
GND		Ground
NC		No connect

### Architecture

The CY7C144AV and CY7C006AV consist of an array of 8K and 16K words of 8 bits each of <u>dual-port</u> RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To <u>handle</u> simultaneous writes/reads to the same <u>location</u>, a BUSY pin is provided on each port. Two interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the device can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The device also has an automatic power-down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

### **Functional Overview**

The CY7C144AV and CY7C006AV are low-power CMOS 8 K / 16 K × 8 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16-bit or wider

master/slave dual-port static RAM. An  $M\overline{S}$  pin is provided for implementing 16-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable (CE), Read or Write Enable (R/W), and Output Enable (OE). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a Chip Select (CE) pin.

### **Read and Write Operations**

When writing data must be set up for a duration of  $t_{SD}$  before the rising edge of  $R/\overline{W}$  in order to guarantee a valid write. A write operation is controlled by either the  $R/\overline{W}$  pin (see Write Cycle No. 1 waveform) or the  $\overline{CE}$  pin (see Write Cycle No. 2 waveform).



Required inputs for non-contention operations are summarized in Table 1 on page 16.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port  $t_{DDD}$  after the data is presented on the other port.

### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (1FFF for the CY7C144AV and 3FFF for the CY7C006AV) is the mailbox for the right port and the second-highest memory location (1FFE for the CY7C144AV and 3FFE for the CY7C006AV) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it. If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. The operation of the interrupts and their interaction with Busy are summarized in Table 2 on page 16.

### Busy

The CY7C144AV and CY7C006AV provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission. BUSY will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after CE is taken LOW.

### Master/Slave

An M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t<sub>BLC</sub> or t<sub>BLA</sub>), otherwise,

the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

### **Semaphore Operation**

The CY7C144AV and CY7C006AV provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value will be available  $t_{SWRD}$  +  $t_{DOE}$  after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as a chip select for the semaphore latches ( $\overline{\text{CE}}$  must remain HIGH during  $\overline{\text{SEM}}$  LOW). A<sub>0-2</sub> represents the semaphore address.  $\overline{\text{OE}}$  and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 on page 16 shows sample semaphore operations.

When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\rm SPS}$  of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.



## **Maximum Ratings**

Exceeding maximum ratings [4] may impair the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with Power applied ...... –55 °C to +125 °C Supply voltage to ground potential .....-0.5 V to +4.6 V DC voltage applied to Outputs in High Z state ......-0.5 V to V<sub>CC</sub>+ 0.5 V

DC input voltage [5]	0.5 V to V <sub>CC</sub> + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage	> 2001 V
Latch-up current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	$3.3~V\pm300~mV$

### **Electrical Characteristics**

Over the Operating Range

			CY	7C144AV/C	77C006AV	
Parameter	Description	-25			11!4	
			Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH voltage (V <sub>CC</sub> = 3.3 V)		2.4	_	-	V
V <sub>OL</sub>	Output LOW voltage		-		0.4	V
V <sub>IH</sub>	Input HIGH voltage		2.0		_	V
V <sub>IL</sub>	Input LOW voltage		-		0.8	V
I <sub>OZ</sub>	Output leakage current	-10		10	μА	
I <sub>CC</sub>	Operating current (V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA) Outputs Disabled	_	115	165	mA	
I <sub>SB1</sub>	$\frac{\text{Standby current (Both ports TTL level)}}{\text{CE}_{L} \& \text{CE}_{R} \ge \text{V}_{\text{IH}}, \text{f = f}_{\text{MAX}}^{[6]}}$	_	30	40	mA	
I <sub>SB2</sub>	Standby current (One port TTL level) $\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}, f = f_{MAX}^{[6]}$	-	65	95	mA	
I <sub>SB3</sub>	Standby current (Both ports CMOS level) $\overline{CE}_L \& \overline{CE}_R \ge V_{CC} - 0.2 \text{ V, f} = 0^{[6]}$	-	10	500	μА	
I <sub>SB4</sub>	Standby current (One port CMOS level) $\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}, f = f_{MAX}^{[6]}$	Commercial	-	60	80	mA

## Capacitance

Parameter [7]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

- 4. The Voltage on any input or I/O pin can not exceed the power pin during power-up.
- 5. Pulse width < 20 ns.
- 6. f<sub>MAX</sub> = 1/t<sub>RC</sub>. All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.
  7. Tested initially and after any design or process changes that may affect these parameters.


R1 =  $590 \Omega$ 


 $R2 = 435 \Omega$ 




### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms





(a) Normal Load (Load 1)




(c) Three-State Delay (Load 2) (Used for t<sub>LZ</sub>, t<sub>HZ</sub>, t<sub>HZWE</sub> & t<sub>LZWE</sub> including scope and jig)

### **Data Retention Mode**

The CY7C144AV and CY7C006AV are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data

- 1. Chip enable (CE) must be held HIGH during data retention, within  $V_{CC}$  to  $V_{CC}$  – 0.2 V.
- 2.  $\overline{\text{CE}}$  must be kept between V<sub>CC</sub> 0.2 V and 70% of V<sub>CC</sub> during the power-up and power-down transitions.
- 3. The RAM can begin operation >  $t_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (3.0 Volts).

## **Timing**



Parameter	Parameter Test Conditions [8]		Unit
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> = 2 V	50	μΑ

Document Number: 38-06051 Rev. \*J

Note 8.  $\overline{CE}$  =  $V_{CC}$ ,  $V_{IN}$  = GND to  $V_{CC}$ ,  $T_A$  = 25 °C. This parameter is guaranteed but not tested.



## **Switching Characteristics**

Over the Operating Range

		CY7C144AV	//CY7C006AV	
Parameter [9]	Description	-	25	Unit
		Min	Max	
READ CYCLE			•	•
t <sub>RC</sub>	Read cycle time	25	_	ns
t <sub>AA</sub>	Address to data valid	_	25	ns
t <sub>OHA</sub>	Output hold from address change	3	_	ns
t <sub>ACE</sub> <sup>[10]</sup>	CE LOW to data valid	_	25	ns
t <sub>DOE</sub>	OE LOW to data valid	_	13	ns
t <sub>LZOE</sub> [11, 12]	OE Low to Low Z	3	_	ns
t <sub>HZOE</sub> <sup>[11, 12]</sup>	OE HIGH to High Z	_	15	ns
t <sub>LZCE</sub> [11, 12]	CE LOW to Low Z	3	_	ns
t <sub>HZCE</sub> <sup>[11, 12]</sup>	CE HIGH to High Z	_	15	ns
t <sub>PU</sub>	CE LOW to power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down	_	25	ns
WRITE CYCL	<u> </u>			
t <sub>WC</sub>	Write cycle time	25	_	ns
t <sub>SCE</sub> <sup>[10]</sup>	CE LOW to write end	20	_	ns
t <sub>AW</sub>	Address valid to write end	20	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub> <sup>[10]</sup>	Address set-up to write start	0	_	ns
t <sub>PWE</sub>	Write pulse width	20	_	ns
t <sub>SD</sub>	Data set-up to write end	15	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	R/W LOW to High Z	_	15	ns
t <sub>LZWE</sub>	R/W HIGH to Low Z	3	_	ns
t <sub>WDD</sub> <sup>[13]</sup>	Write pulse to data delay	_	50	ns
t <sub>DDD</sub> <sup>[13]</sup>	Write data valid to read data valid	_	35	ns

### Notes

<sup>9.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>O</sub>/I<sub>OH</sub> and 30-pF load capacitance.

10. To access RAM, CE = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire t<sub>SCE</sub> time.

<sup>11.</sup> At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.

<sup>12.</sup> Test conditions used are Load 3.

<sup>13.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.



## **Switching Characteristics (continued)**

Over the Operating Range

		CY7C144AV	/CY7C006AV	
Parameter [9]	Description	-25		Unit
		Min	Max	
BUSY TIMING	<b>j</b>	•	•	•
t <sub>BLA</sub>	BUSY LOW from address match	_	20	ns
t <sub>BHA</sub>	BUSY HIGH from address mismatch	_	20	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW	_	20	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	_	17	ns
t <sub>PS</sub>	Port set-up for priority	5	_	ns
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0	_	ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	17	_	ns
t <sub>BDD</sub> <sup>[14]</sup>	BUSY HIGH to data valid	_	25	ns
INTERRUPT 1	TIMING			
t <sub>INS</sub>	INT set time	_	20	ns
t <sub>INR</sub>	INT reset time	_	20	ns
SEMAPHORE	TIMING		•	•
t <sub>SOP</sub>	SEM flag update pulse (OE or SEM)	12	_	ns
t <sub>SWRD</sub>	SEM flag write to read time	5	_	ns
t <sub>SPS</sub>	SEM flag contention window	5	_	ns
t <sub>SAA</sub>	SEM address access time	_	25	ns

### Note

<sup>14.</sup>  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD}$ – $t_{PWE}$  (actual) or  $t_{DDD}$ – $t_{SD}$  (actual).



## **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Either Port Address Access) [15, 16, 17]




Figure 6. Read Cycle No. 2 (Either Port CE/OE Access) [15, 18, 19]





Figure 7. Read Cycle No. 3 (Either Port) [15, 17, 18, 19]



- Notes \_\_\_\_ 15. R/W is HIGH for read cycles.
- 16. <u>Device</u> is continuously selected  $\overline{CE} = V_{IL}$ . This waveform cannot be used for semaphore reads.

- 18. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

  19. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .



Figure 8. Write Cycle No. 1 (R/W Controlled Timing) [20, 21, 22, 23]





Figure 9. Write Cycle No. 2 (CE Controlled Timing) [20, 21, 22, 27]



- 20. R/W must be HIGH during all address transitions.

- 21. A write occurs during all address transitions.
   21. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of a LOW CE or SEM.
   22. t<sub>Ha</sub> is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
   23. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>:

  24. Transition is measured ±500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.

  25. To access RAM, CE = V<sub>IL</sub>, SEM = V<sub>IH</sub>.

  26. During this period, the I/O pins are in the output state, and input signals must not be applied.

  27. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.



Figure 10. Semaphore Read after Write Timing, either Side [28]





Figure 11. Timing Diagram of Semaphore Contention  $^{[29,\;30,\;31]}$ 



<sup>28.</sup>  $\overline{\text{CE}}$  = HIGH for the duration of the above timing (both write and read cycle). 29.  $|IO_{0R}| = |IO_{0L}| = \text{LOW}$  (request semaphore);  $\overline{\text{CE}}_{R} = \overline{\text{CE}}_{L} = \text{HIGH}$ . 30. Semaphores are reset (available to both ports) at cycle start.

<sup>31.</sup> If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



Figure 12. Timing Diagram of Read with  $\overline{\rm BUSY}$  (M/S = HIGH)  $^{[32]}$ 




Figure 13. Write Timing with Busy Input ( $M/\overline{S} = LOW$ )






Figure 14. Busy Timing Diagram No.1 (CE Arbitration) [33]






Figure 15. Busy Timing Diagram No.2 (Address Arbitration) [33]

### **Left Address Valid First**



### Right Address Valid First:



### Note

33. If t<sub>PS</sub> is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.



Figure 16. Interrupt Timing Diagrams Left Side Sets  $\overline{\rm INT}_{\rm R}$  $t_{WC}$ ADDRESS<sub>L</sub> WRITE 1FFF/3FFF (See Functional Description)  $\overline{\mathsf{CE}}_\mathsf{L}$  $R/\overline{W}_L$  $\overline{\mathsf{INT}}_\mathsf{R}$ t<sub>INS</sub> [35] Right Side Clears  $\overline{\text{INT}}_{R}$ : READ 1FFF/3FFF (See Functional Description ADDRESS<sub>R</sub>  $\overline{\text{CE}}_{\text{R}}$ t<sub>INR</sub>[35]  $R/\overline{W}_R$  $\overline{\text{OE}}_{R}$  $\overline{\mathsf{INT}}_{\mathsf{R}}$ Right Side Sets INT<sub>L</sub>:  $t_{WC}$  $ADDRESS_R$ WRITE 1FFE/3FFE (See Functional Description) t<sub>HA</sub>[34]  $\overline{\text{CE}}_{R}$  $R/\overline{W}_R$  $\overline{\mathsf{INT}}_\mathsf{L}$  $t_{INS}^{[35]}$ Left Side Clears INT,:  $t_{RC}$ READ 1FFE/3FFE (See Functional Description  $\mathsf{ADDRESS}_\mathsf{R}$  $\overline{\mathsf{CE}}_\mathsf{L}$ t<sub>INR</sub>[35]  $R/\overline{W}_L$ OE<sub>1</sub>

### Notes

 $\overline{\mathsf{INT}}_\mathsf{L}$ 

<sup>34.</sup>  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \underline{R/W}_L)$  is deasserted first. 35.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last.



## Non-Contending Read/Write

Table 1. Non-Contending Read/Write

	Inputs			Outputs	Operation
CE	R/W	OE	SEM	I/O <sub>0</sub> –I/O <sub>7</sub>	Operation
Н	Х	Х	Н	High Z	Deselected: Power-down
Н	Н	L	L	Data out	Read data in semaphore flag
Х	Х	Н	Х	High Z	I/O lines disabled
Н	7	Х	L	Data in	Write into semaphore flag
L	Н	L	Н	Data out	Read
L	L	Х	Н	Data in	Write
L	Х	Х	L		Not allowed

## **Interrupt Operation Example**

Table 2. Interrupt Operation Example (assumes  $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{HIGH}$ )

Function	Left Port				Right Port					
Function	R/W <sub>L</sub>	CE	OE	A <sub>0L-13L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CER	OER	A <sub>0R-13R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> flag	L	L	Х	1FFF/3FFF <sup>[36]</sup>	Х	Х	Х	Х	Х	L <sup>[37]</sup>
Reset Right INT <sub>R</sub> flag	Х	Х	Х	Х	Х	Х	L	L	1FFF/3FFF <sup>[36]</sup>	H <sup>[38]</sup>
Set Left INT <sub>L</sub> flag	Х	Х	Х	Х	L <sup>[38]</sup>	L	L	Х	1FFE/3FFE <sup>[36]</sup>	Х
Reset Left INT <sub>L</sub> flag	Х	L	L	1FFE/3FFE <sup>[36]</sup>	H <sup>[37]</sup>	Х	Х	Х	Х	Х

## **Semaphore Operation Example**

**Table 3. Semaphore Operation Example** 

Function	I/O <sub>0</sub> -I/O <sub>7</sub> Left	I/O <sub>0</sub> -I/O <sub>7</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

36. See Functional Description for specific addresses by device part number.
37. If <u>BUSY</u><sub>L</sub> = L, then no change.
38. If <u>BUSY</u><sub>R</sub> = L, then no change.



## **Ordering Information**


### 8 K × 8 3.3 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
25	CY7C144AV-25AXC	A65	64-pin TQFP (Pb-free)	Commercial

### 16 K × 8 3.3 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
25	CY7C006AV-25AXC	A65	64-pin TQFP (Pb-free)	Commercial


### **Ordering Code Definitions**





## **Package Diagrams**

Figure 17. 64-pin TQFP (14 × 14 × 1.4 mm) A64SA Package Outline, 51-85046



51-85046 \*G



## **Acronyms**

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
ŌĒ	Output Enable			
SRAM	Static Random Access Memory			
TQFP Thin Quad Flat Pack				
TTL	Transistor-Transistor Logic			

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure				
°C	degree Celsius				
MHz	megahertz				
μΑ	microampere				
mA	milliampere				
mm	millimeter				
mV	millivolt				
ns	nanosecond				
Ω	ohm				
%	percent				
pF	picofarad				
V	volt				
W	watt				



# **Document History Page**

Document Title: CY7C144AV/CY7C006AV, 3.3 V 8 K / 16 K × 8 Asynchronous Dual-Port Static RAM Document Number: 38-06051					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	110203	12/02/01	SZV	Change from Spec number: 38-00837 to 38-06051	
*A	122301	12/27/02	RBI	Updated Maximum Ratings (Added Power up requirements to Maximum Ratings Information).	
*B	237623	See ECN	YDT	Updated Features (Removed cross information).	
*C	373615	See ECN	PCX	Added Pb-Free Logo Updated Ordering Information (Added Pb-free parts to ordering information namely CY7C144AV-25AXC, CY7C144AV-25JXC, CY7C006AV-25AXC).	
*D	2896210	03/22/2010	RAME	Updated Ordering Information. Updated Package Diagrams.	
*E	3161515	02/04/2011	ADMU	Removed information for parts namely CY7C138AV, CY7C139AV, CY7C145AV, CY7C016AV, CY7C007AV, CY7C017AV across the document. Updated Ordering Information (Removed CY7C145AV-20JC). Updated Package Diagrams.	
*F	3352067	08/23/2011	ADMU	Updated Features. Updated Operating Range (Removed industrial specification rows). Updated Electrical Characteristics (Removed industrial specification rows). Updated to new template.	
*G	3402091	10/12/2011	ADMU	Updated Ordering Information (Removed pruned part CY7C144AV-25AC). Updated Package Diagrams.	
*Н	3699185	08/01/2012	SMCH	Updated title to read as "CY7C144AV/CY7C006AV, 3.3 V 8 K / 16 K × 8 Asynchronous Dual-Port Static RAM".  Updated Switching Characteristics (Removed the Note "Test conditions us are Load 3." and its reference, removed the Note "Test conditions used ar Load 2." and its reference, removed the Note "This parameter is guarante but not tested. For information on port-to-port delay through RAM cells fro writing port to reading port, refer to Read Timing with Busy waveform." and reference).  Updated Switching Waveforms (Updated Figure 14).	
*	4581667	11/27/2014	SMCH	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagrams: spec 51-85046 – Changed revision from *E to *F.	
*J	4918791	09/14/2015	VINI	Updated Package Diagrams: spec 51-85046 – Changed revision from *F to *G. Updated to new template. Completing Sunset Review.	



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory **PSoC** 

**USB Controllers** 

cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc **Touch Sensing** cypress.com/go/touch cypress.com/go/USB Wireless/RF cypress.com/go/wireless

cypress.com/go/automotive

cypress.com/go/clocks

cypress.com/go/interface

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2001-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor:

CY7C006AV-25AXC CY7C144AV-25AXC CY7C144AV-25AXCT