

# 8-Mbit (512 K × 16) Static RAM

### **Features**

■ Very high speed: 55 ns

■ Wide voltage range: 1.65 V-2.25 V

■ Pin compatible with CY62157DV18 and CY62157DV20

■ Ultra low standby power

Typical Standby current: 2 μA
 Maximum Standby current: 8 μA

■ Ultra low active power

□ Typical active current: 1.8 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features

■ Automatic power down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in Pb-free 48-ball very fine-pitch ball grid array (VFBGA) package

### **Functional Description**

The CY62157EV18 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power

consumption when addresses are not toggling. The device can also be put into standby mode when deselected ( $CE_1$  HIGH or  $CE_2$  LOW or both BHE and BLE are HIGH). The input and output pins ( $I/O_0$  through  $I/O_{15}$ ) are placed in a high impedance state when:

- Deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW)
- Outputs are disabled (OE HIGH)
- <u>Both Byte</u> High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or
- Write operation is active ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH and  $\overline{WE}$  LOW).

Write to the device by taking Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  <u>HIGH</u>) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_18$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_15$ ) is written into the location specified on the address pins (A $_0$  through A $_18$ ).

Read from the device by taking Chip Enables ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 13 for a complete description of read and write modes.

For a complete list of related documentation, click here.

### **Product Portfolio**

							Power D	issipation	1	
Duaduat	V <sub>CC</sub> Range (V)			Speed	Operating I <sub>CC</sub>				Standby, I <sub>SB2</sub> (μ <b>A</b> )	
Product			(ns)	f = 1MHz		f = f <sub>max</sub>				
	Min	Typ <sup>[1]</sup>	Max		Typ [1]	Max	Typ <sup>[1]</sup>	Max	Typ <sup>[1]</sup>	Max
CY62157EV18	1.65	1.8	2.25	55	1.8	3	18	25	2	8


### Note

Revised November 21, 2014

<sup>1.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



## **Logic Block Diagram**







## Contents


Pin Configuration	4
Maximum Ratings	5
Operating Range	
Electrical Characteristics	
Capacitance	6
Thermal Resistance	6
AC Test Loads and Waveforms	6
Data Retention Characteristics	7
Data Retention Waveform	7
Switching Characteristics	8
Switching Waveforms	9
Truth Table	
Ordering Information	14
Ordering Code Definitions	

Package Diagrams	15
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History	17
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	19



## **Pin Configuration**

Figure 1. 48-ball VFBGA pinout (Top View) [2]



### Note

2. NC pins are not connected on the die.



### **Maximum Ratings**

DC input voltage $^{[3,4]}$ 0.2 V to 2.45 V (V	( <sub>CCmax</sub> + 0.2 V)
Output current into outputs (LOW)	20 mA
Static discharge voltage (in accordance with	
MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 200 mA

### **Operating Range**

Device	Device Range		<b>V</b> <sub>CC</sub> <sup>[5]</sup>
CY62157EV18LL	Industrial	–40 °C to +85 °C	1.65 V to 2.25 V

### **Electrical Characteristics**

Over the Operating Range

_ ,							
Parameter	Description	Test C	Min	<b>Typ</b> <sup>[6]</sup>	Max	Unit	
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 1.65 V	1.4	_	-	٧
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 1.65 V	-	_	0.2	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 1.65 V to	2.25 V	1.4	_	V <sub>CC</sub> + 0.2 V	V
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 1.65 V to	2.25 V	-0.2	_	0.4	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CO}$	;	<b>–</b> 1	_	+1	μΑ
I <sub>OZ</sub>	Output leakage current	GND ≤ V <sub>O</sub> ≤ V <sub>C</sub>	<b>–</b> 1	_	+1	μΑ	
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	18	25	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	1.8	3	mA
I <sub>SB1</sub> <sup>[7]</sup>	Automatic CE power down current – CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} = 0.2 \text{ V or}$ $\text{CE}_2 \le 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} = 0.2 \text{ V}, \text{V}_{\text{IN}} \le 0.2 \text{ V},$ $\text{f} = \text{f}_{\text{max}} \text{ (address and data only)},$ $\text{f} = 0 \text{ (OE, WE, BHE and BLE)}, \text{V}_{\text{CC}}$ $\text{EV}_{\text{CC}(\text{max})}.$		-	2	8	μА
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE power down current – CMOS Inputs		-	2	8	μΑ	

- 3.  $V_{IL(min)} = -2.0 \text{ V}$  for pulse durations less than 20 ns.
- 4.  $V_{IH(max)} = V_{CC} + 0.5 V$  for pulse durations less than 20 ns.
- 5. Full Device AC operation assumes a 100  $\mu$ s ramp time from 0 to  $V_{CC}$  (min) and 200  $\mu$ s wait time after  $V_{CC}$  stabilization.
- 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- 7. Chip enable ( $\overline{\text{CE}}$ ) and byte enables ( $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$ ) need to be tied to CMOS levels to meet the  $I_{SB1}/I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating.



## Capacitance


Parameter [8]	Description	Description Test Conditions		
C <sub>IN</sub>	Input capacitance	$T_A = 25  ^{\circ}\text{C}, f = 1  \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### **Thermal Resistance**

Parameter [8]	Description	Test Conditions	BGA	Unit
U/A	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	72	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		8.86	°C/W

### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameters	Value	Unit
R1	13500	Ω
R2	10800	Ω
R <sub>TH</sub>	6000	Ω
V <sub>TH</sub>	0.80	V

Note
8. Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[9]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.0	-	_	V
I <sub>CCDR</sub> <sup>[10]</sup>	Data retention current	$\begin{split} & \frac{V_{CC} = V_{DR},}{CE_1 \ge V_{CC} - 0.2 \text{ V},} \\ & CE_2 \le 0.2 \text{ V},} \\ & V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V} \end{split}$	-	1	3	μА
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time		0	_	_	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time		55	-	_	ns

### **Data Retention Waveform**

Figure 3. Data Retention Waveform [13]



- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- 10. Chip enable ( $\overline{\text{CE}}$ ) and byte enables ( $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$ ) need to be tied to CMOS levels to meet the  $I_{SB1}/I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating.
- 11. Tested initially and after any design or process changes that may affect these parameters.
- 12. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100~\mu s$  or stable at  $V_{CC(min)} \ge 100~\mu s$ .
- 13. BHE BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



### **Switching Characteristics**

Over the Operating Range

Parameter [14, 15]	Description	55	ns	Unit
Parameter (1997)	Description	Min	Max	Unit
Read Cycle				
t <sub>RC</sub>	Read cycle time	55	_	ns
t <sub>AA</sub>	Address to data valid	-	55	ns
t <sub>OHA</sub>	Data hold from address change	10	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	-	55	ns
t <sub>DOE</sub>	OE LOW to data valid	-	25	ns
t <sub>LZOE</sub>	OE LOW to Low-Z [16]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High-Z [16, 17]	-	18	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low-Z [16]	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High-Z [16, 17]	-	18	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power up	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power down	-	55	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	-	55	ns
t <sub>LZBE</sub> [18]	BLE/BHE LOW to Low-Z [16]	10	_	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High-Z [16, 17]	-	18	ns
Write Cycle [19, 20	)			
t <sub>WC</sub>	Write cycle time	45	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	_	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	35	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to High-Z [16, 17]	_	18	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z [16]	10	_	ns

- 14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of  $V_{CC(typ)}/2$ , input pulse
- levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 2 on page 6.

  15. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production. been in production.
- 16. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
- 17. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the output enters a high impedance state. 18. If both byte enables are toggled together, this value is 10 ns.
- 19. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 20. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



## **Switching Waveforms**

Figure 4. Read Cycle 1 (Address Transition Controlled) [21, 22]





Figure 5. Read Cycle 2 (OE Controlled) [22, 23]




- 21. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ , and  $CE_2 = V_{IH}$ .
- 22.  $\overline{\text{WE}}$  is HIGH for read cycle.
- 23. Address valid before or similar to  $\overline{\text{CE}}_1$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  transition LOW and  $\text{CE}_2$  transition HIGH.



## Switching Waveforms (continued)

Figure 6. Write Cycle 1 (WE Controlled) [24, 25, 26]



<sup>24.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

<sup>25.</sup> Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

<sup>26.</sup> If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  =  $\text{V}_{\text{IH}}$ , the output remains in a high impedance state.

<sup>27.</sup> During this period, the I/Os are in output state and input signals must not be applied.



## Switching Waveforms (continued)

Figure 7. Write Cycle 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled)  $^{[28,\ 29,\ 30]}$ **ADDRESS** CE<sub>1</sub>  $\mathrm{t}_{\mathrm{AW}}$ WE  $t_{BW}$ BHE/BLE  $t_{HD}$ DATA I/O NOTE 31 VALID DATA

<sup>28.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

<sup>29.</sup> Data I/O is high impedance if  $\overline{\text{OE}}$  = V<sub>IH</sub>.

<sup>30.</sup> If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  =  $\text{V}_{\text{IH}}$ , the output remains in a high impedance state.

<sup>31.</sup> During this period, the I/Os are in output state and input signals must not be applied.



## Switching Waveforms (continued)

Figure 8. Write Cycle 3 (WE Controlled, OE LOW) [32, 33]





Figure 9. Write Cycle 4 (BHE/BLE Controlled, OE LOW) [32]



- 32. If  $\overline{\text{CE}}_1$  goes HIGH and  $\overline{\text{CE}}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  =  $V_{\text{IH}}$ , the output remains in a high impedance state.
- 33. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .
- 34. During this period, the I/Os are in output state and input signals must not be applied.



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[35]</sup>	X	Х	X <sup>[35]</sup>	X <sup>[35]</sup>	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
X <sup>[35]</sup>	L	Х	Х	X <sup>[35]</sup>	X <sup>[35]</sup>	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
X <sup>[35]</sup>	X <sup>[35]</sup>	Х	Х	Н	Н	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data in (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )

Note
35. The 'X' (Don't care) state for the Chip enables and Byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




## **Ordering Information**

Speed (ns)		Ordering Code	Package Diagram	Package Type	Operating Range
	55	CY62157EV18LL-55BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts.


### **Ordering Code Definitions**





## **Package Diagrams**

Figure 10. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



## **Acronyms**

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degrees Celsius			
μΑ	microampere			
mA	milliampere			
MHz	megahertz			
ns	nanosecond			
Ω	ohm			
pF	picofarad			
V	volt			
W	watt			



# **Document History**

Document Title: CY62157EV18 MoBL <sup>®</sup> , 8-Mbit (512 K × 16) Static RAM Document Number: 38-05490				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	202862	See ECN	AJU	New data sheet
*A	291272	See ECN	SYT	Converted from Advance Information to Preliminary Changed $V_{CC}$ Max from 2.20 to 2.25 V Changed $V_{CC}$ stabilization time in footnote #7 from 100 $\mu$ s to 200 $\mu$ s Changed $I_{CCDR}$ from 4 to 4.5 $\mu$ A Changed $I_{CCDR}$ from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bins Changed $I_{DCE}$ from 15 and 22 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins respectively Changed $I_{HZOE}$ , $I_{HZBE}$ and $I_{HZWE}$ from 12 and 15 ns to 15 and 18 ns for the 3 and 45 ns Speed Bins respectively Changed $I_{HZCE}$ from 12 and 15 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins respectively Changed $I_{HZCE}$ from 12 and 15 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins respectively Changed $I_{HZCE}$ from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins respectively Changed $I_{HZCE}$ from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns Speed
*B	444306	See ECN	NXR	Bins respectively Added Pb-Free Package Information  Converted from Preliminary to Final
				Removed 35 ns speed bin and "L" bin Changed ball E3 from DNU to NC Removed redundant footnote on DNU Modified Maximum Ratings spec for Supply Voltage and DC Input Voltage fro 2.4V to 2.45V Changed the $I_{CC}$ Typ value from 16 mA to 18 mA and $I_{CC}$ Max value from 2 mA to 25 mA for test condition f = fax = $1/t_{RC}$ Changed the $I_{CC}$ Max value from 2.3 mA to 3 mA for test condition f = 1MH Changed the $I_{SB1}$ and $I_{SB2}$ Max value from 4.5 $\mu$ A to 8 $\mu$ A and Typ value fro 0.9 $\mu$ A to 2 $\mu$ A respectively Updated Thermal Resistance table Changed Test Load Capacitance from 50 pF to 30 pF Added Typ value for $I_{CCDR}$ Changed the $I_{CCDR}$ Max value from 4.5 $\mu$ A to 3 $\mu$ A Corrected $I_{R}$ in Data Retention Characteristics from 100 $\mu$ s to $I_{RC}$ ns Changed $I_{LZOE}$ from 3 to 5, changed $I_{LZCE}$ from 6 to 10, changed $I_{HZCE}$ from 22 to 25, and changed $I_{LZWE}$ from 6 to 10 Added footnote #13 Updated the ordering Information and replaced the Package Name column with Package Diagram
*C *D	571786 908120	See ECN See ECN	VKN VKN	Replaced 45ns speed bin with 55ns  Added footnote #7 related to I <sub>SB2</sub> Added footnote #12 related AC timing parameters
*E	2934396	06/03/10	VKN	Added footnote #12 related Ac timing parameters  Added footnote #23 related to chip enable Updated package diagram and template



# Document History (continued)

Document Title: CY62157EV18 MoBL <sup>®</sup> , 8-Mbit (512 K × 16) Static RAM Document Number: 38-05490				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*F	3110053	12/14/2010	PRAS	Changed Table Footnotes to Footnotes. Added Ordering Code Definitions.
*G	3243545	04/28/2011	RAME	Updated as per template. Added Acronyms and Units of Measure table.
*H	3295175	06/29/2011	RAME	Added I <sub>SB1</sub> and I <sub>CCDR</sub> to footnotes 7 and 11.  Modified footnote 29 and referenced in Truth Table.
*	4102022	08/22/2013	VINI	Updated Switching Characteristics: Updated Note 15. Updated Package Diagrams: spec 51-85150 – Updated to the latest revision *H. Updated in new template.
*J	4384935	05/20/2014	MEMJ	Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 33 and referred the same note in Figure 8. Completing Sunset Review.
*K	4576526	11/21/2014	MEMJ	Added related documentation hyperlink in page 1.



### Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor:

CY62157EV18LL-55BVXI CY62157EV18LL-55BVXIT