

4-Mbit (256 K × 18) Pipelined DCD Sync SRAM

Features

- Registered inputs and outputs for pipelined operation
- Optimal for performance (double-cycle deselect)

 □ Depth expansion without wait state
- 256 K × 18 common I/O architecture
- 3.3 V core power supply (V_{DD})
- 3.3 V/2.5 V I/O power supply (V_{DDO})
- Fast clock-to-output times

 □ 4.0 ns (for 133-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Available in Pb-free 100-pin TQFP package
- "ZZ" sleep mode option

Functional Description

The CY7C1328G SRAM integrates 256 K × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable ($\overline{\text{CE}}_1$), depth-expansion chip enables ($\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$), burst control inputs (ADSC, ADSP, and ADV), write enables ($\overline{\text{BW}}_{\text{[A:B]}}$, and $\overline{\text{BWE}}$), and global write ($\overline{\text{GW}}$). Asynchronous inputs include the output enable ($\overline{\text{OE}}$) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycle. This part supports byte write operations (see Pin Definitions on page 5 and Truth Table on page 8 for further details). Write cycles can be one to two bytes wide as controlled by the byte write control inputs. GW active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.

The CY7C1328G operates from a +3.3 V core power supply while all outputs operate with a +3.3 V or a +2.5 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

For a complete list of related documentation, click here.

Selection Guide


Description	133 MHz	Unit
Maximum access time	4.0	ns
Maximum operating current	225	mA
Maximum CMOS standby current	40	mA

Errata: For information on silicon errata, see Errata on page 20. Details include trigger conditions, devices affected, and proposed workaround.

Revised November 18, 2014



Logic Block Diagram





Contents


Pin Configurations	4
Pin Definitions	
Functional Overview	6
Single Read Accesses	6
Single Write Accesses Initiated by ADSP	6
Single Write Accesses Initiated by ADSC	7
Burst Sequences	7
Sleep Mode	7
Interleaved Burst Address Table	7
Linear Burst Address Table	7
ZZ Mode Electrical Characteristics	7
Truth Table	8
Truth Table for Read/Write	9
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	11
AC Took I gods and Mayofamor	44

Switching Characteristics	12
Switching Waveforms	
Ordering Information	17
Ordering Code Definitions	17
Package Diagram	18
Acronyms	
Document Conventions	
Units of Measure	19
Errata	20
Part Numbers Affected	20
Product Status	20
Ram9 Sync ZZ Pin Issues Errata Summary	20
Document History Page	21
Sales, Solutions, and Legal Information	23
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	23
Cypress Developer Community	
Technical Support	23



Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout [1]



Note

^{1.} Errata: The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see Errata on page 20.



Pin Definitions

Pin	TQFP	Туре	Description				
A ₀ , A ₁ , A	37, 36, 32, 33, 34, 35, 44, 45, 46, 47, 48, 49, 50, 80, 81, 82, 99, 100	Input- synchronous	Address inputs used to select one of the 256 K address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ are sampled active. $A_{[1:0]}$ are fed to the two-bit counter.				
\overline{BW}_A , \overline{BW}_B	93,94	Input- synchronous	Byte write select inputs, active LOW. Qualified with $\overline{\text{BWE}}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.				
GW	88	Input- synchronous	Blobal write enable input, active LOW . When asserted LOW on the rising edge of a global write is conducted (all bytes are written, regardless of the values on $\overline{\text{BW}}_{\text{[A:B]}}$				
BWE	87	Input- synchronous	Byte write enable input, active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.				
CLK	89	Input- clock	Clock input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.				
CE ₁	98	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and CE_3 to select/deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded.				
CE ₂	97	Input- synchronous	Chip enable 2 <u>input</u> , active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded.				
CE ₃	92	Input- synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to select/deselect the device. $\overline{\text{CE}}_3$ is sampled only when a new external address is loaded.				
ŌĒ	86	Input- asynchronous	Output enable, asynchronous input, active LOW . Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, DQ pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.				
ADV	83	Input- synchronous	Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.				
ADSP	84	Input- synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A [1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE_1 is deasserted HIGH.				
ADSC	85	Input- synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A [1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only \overline{ADSP} is recognized.				
ZZ ^[2]	64	Input- asynchronous	ZZ "sleep" input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.				

Note

^{2.} Errata: The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see Errata on page 20.



Pin Definitions (continued)

Pin	TQFP	Туре	Description
DQs, DQP _[A:B]	58, 59, 62, 63, 68, 69, 72, 73, 74, 8, 9, 12, 13, 18, 19, 22, 23, 24	I/O- synchronous	Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented <u>dur</u> ing the <u>pre</u> vious clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _[A:B] are placed in a tristate condition.
V_{DD}	15, 41, 65, 91	Power supply	Power supply inputs to the core of the device.
V_{SS}	17, 40, 67, 90	Ground	Ground for the core of the device.
$V_{\rm DDQ}$	4, 11, 20, 27, 54, 61, 70, 77		Power supply for the I/O circuitry.
V_{SSQ}	5, 10, 21, 26, 55, 60, 71, 76	I/O ground	Ground for the I/O circuitry.
MODE	31	Input- static	Selects burst order . When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up.
NC	1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30, 38, 39, 42, 43, 51, 52, 53, 56, 57, 66, 75, 78, 79, 95, 96	_	No connects. Not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1328G supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (\overline{BWE}) and byte write select $(\overline{BW}_{[A:B]})$ inputs. A global write enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Synchronous chip selects \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tristate control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE₁ is HIGH. The address presented to the address inputs is stored into

the address advancement logic and the address register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within t_{CO} if $\overline{\text{OE}}$ is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the $\overline{\text{OE}}$ signal. Consecutive single read cycles are supported.

The CY7C1328G is a double-cycle deselect part. Once the <u>SRAM</u> is <u>deselected</u> at clock rise by the chip select and either ADSP or ADSC signals, its output will tristate immediately after the next clock rise.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The write signals (GW, BWE, and $\overline{\text{BW}}_{\text{[A:B]}}$) and ADV inputs are ignored during this first cycle.

ADSP triggered write accesses require two clock cycles to complete. If \overline{GW} is asserted LOW on the second clock rise, the data presented to the DQx inputs is written into the corresponding address location in the memory core. If \overline{GW} is HIGH, then the write operation is controlled by BWE and $\overline{BW}_{[A:B]}$ signals. The CY7C1328G provides byte write capability that is described in the Write Cycle Description table. Asserting the byte write enable input (BWE) with the selected byte write input will selectively write to only the desired bytes. Bytes not selected



during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1328G is a common I/O device, the output enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will tristate the output drivers. As a safety precaution, DQ are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

ADSC write accesses are initiated when the <u>following</u> conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and $\overline{\text{BW}}_{\text{[A:B]}}$) are asserted active to conduct a write to the desired byte(s). ADSC triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advangement logic while being delivered to the memory core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQ $_{\rm X}$ is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1328G is a common I/O device, the output enable (\overline{OE}) must be deasserted HIGH before presenting data to the \overline{DQ}_X inputs. Doing so will tristate the output drivers. As a safety precaution, \overline{DQ}_X are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1328G provides a two-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input. Both read and write burst operations are supported.

Asserting $\overline{\text{ADV}}$ LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of tzzrec after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I_{DDZZ}	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	40	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t _{ZZI}	ZZ active to snooze current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ inactive to exit snooze current	This parameter is sampled	0	-	ns



Truth Table

The Truth Table for part CY7C1328G is as follows. [3, 4, 5, 6, 7]

Operation	Address Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselected cycle, power-down	None	Н	Х	Х	L	Х	L	Х	Х	Χ	L–H	Tristate
Deselected cycle, power-down	None	L	L	Х	L	L	Х	Х	Х	Χ	L–H	Tristate
Deselected cycle, power-down	None	L	Х	Н	L	L	Х	Х	Х	Χ	L–H	Tristate
Deselected cycle, power-down	None	L	L	Х	L	Н	L	Х	Х	Χ	L–H	Tristate
Deselected cycle, power-down	None	L	Х	Н	L	Н	L	Х	Х	Χ	L–H	Tristate
ZZ mode, power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Χ	Х	Tristate
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tristate
Write cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Χ	L–H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tristate
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tristate
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tristate
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L–H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L–H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tristate
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tristate
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L–H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Χ	L–H	D

Notes

- 3. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 4. WRITE = L when any one or more byte write enable signals (BW_A, BW_B) and BWE = L or GW = L. WRITE = H when all byte write enable signals (BW_A, BW_B), BWE, GW = H.
- The DQ pins are controlled by the current cycle and the \overline{OE} signal. \overline{OE} is asynchronous and is not sampled with the clock.

 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate. OE is a don't care for the remainder of the write cycle.
- OE is asynchronous and is not sampled with the clock rise. It is masked inte<u>mally</u> during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Truth Table for Read/Write

The Truth Table for read or write for part CY7C1328G is as follows. [8]

Function	GW	BWE	BWA	BW _B
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write byte A – (DQ _A and DQP _A)	Н	L	L	Н
Write byte B – (DQ _B and DQP _B)	Н	L	Н	L
Write all bytes	Н	L	L	L
Write all bytes	L	Х	Х	Х

Note
8. X = "Don't Care." H = Logic HIGH, L = Logic LOW.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature-65 °C to +150 °C Ambient temperature with Supply voltage on V_{DD} relative to GND-0.5 V to +4.6 V Supply voltage on V_{DDQ} relative to GND -0.5~V to $+V_{DD}$ DC voltage applied to outputs in tristate-0.5 V to V_{DDQ} + 0.5 V

DC input voltage	–0.5 V to V _{DD} + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	> 2001 V
Latch up current	> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{DD}	V _{DDQ}
Industrial	–40 °C to +85 °C	3.3 V – 5% / + 10%	$2.5V-5\%$ to V_{DD}

Electrical Characteristics

Over the Operating Range

Parameter [9, 10]	[9, 10] Description Test Conditions		Min	Max	Unit	
V_{DD}	Power supply voltage			3.135	3.6	V
V_{DDQ}	I/O supply voltage			2.375	V_{DD}	V
V _{OH}	Output HIGH voltage	$V_{\rm DDQ}$ = 3.3 V, $V_{\rm DD}$ = Min, $I_{\rm OH}$ = -4.0 mA		2.4	-	V
		$V_{\rm DDQ}$ = 2.5 V, $V_{\rm DD}$ = Min, $I_{\rm OH}$ = -	-1.0 mA	2.0	-	V
V _{OL}	Output LOW voltage	$V_{\rm DDQ}$ = 3.3 V, $V_{\rm DD}$ = Max, $I_{\rm OL}$ = 8	8.0 mA	_	0.4	V
		$V_{\rm DDQ}$ = 2.5 V, $V_{\rm DD}$ = Max, $I_{\rm OL}$ =	1.0 mA	_	0.4	V
V _{IH}	Input HIGH voltage ^[9]	V _{DDQ} = 3.3 V		2.0	V _{DD} + 0.3 V	V
		V _{DDQ} = 2.5 V		1.7	V _{DD} + 0.3 V	V
V_{IL}	Input LOW voltage ^[9]	V _{DDQ} = 3.3 V		-0.3	0.8	V
		V _{DDQ} = 2.5 V		-0.3	0.7	V
I _X	Input leakage current except ZZ and MODE	$GND \leq V_I \leq V_{DDQ}$		– 5	5	μΑ
	Input current of MODE Input = V _{SS}			-30	_	μA
		Input = V _{DD}		_	5	μΑ
	Input current of ZZ	Input = V _{SS}		- 5	-	μΑ
		Input = V _{DD}		_	30	μΑ
I _{OZ}	Output leakage current	$GND \le V_I \le V_{DDQ}$, output disable	d	– 5	5	μΑ
I _{DD}	V _{DD} operating supply current	V_{DD} = Max, I_{OUT} = 0 mA, f = f_{MAX} = 1/ t_{CYC}	7.5-ns cycle, 133 MHz	-	225	mA
I _{SB1}	Automatic CE power-down current – TTL inputs	V_{DD} = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX} = 1/t_{CYC}$	7.5-ns cycle, 133 MHz	-	90	mA
I _{SB2}	Automatic CE power-down current – CMOS inputs	V_{DD} = Max, device deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ f = 0	7.5-ns cycle, 133 MHz	_	40	mA
I _{SB3}	Automatic CE power-down current – CMOS inputs	V_{DD} = Max, device deselected, $V_{IN} \le 0.3 \text{V or} V_{IN} \ge V_{DDQ} - 0.3 \text{V},$ $f = f_{MAX} = 1/t_{CYC}$	7.5-ns cycle, 133 MHz	-	75	mA
I _{SB4}	Automatic CE power-down current – TTL inputs	V_{DD} = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0	7.5-ns cycle, 133 MHz	-	45	mA

^{9.} Overshoot: $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2 \text{ V}$ (Pulse width less than $t_{CYC}/2$). 10. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Capacitance


Parameter [11]	Description	Test Conditions	100-pin TQFP Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	5	pF
C _{CLK}	Clock input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 3.3 \text{ V}$	5	pF
C _{I/O}	Input/Output capacitance		5	pF

Thermal Resistance

Parameter [11]	Description	Test Conditions	100-pin TQFP Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per		°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	EIA/JESD51.	6.85	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Note

^{11.} Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the Operating Range

Parameter [12, 13]	Description	-1	-133		
Parameter [12, 13]	Description		Max	Unit	
t _{POWER}	V _{DD} (typical) to the first access ^[14]	1.0	_	ms	
Clock		<u>.</u>		•	
t _{CYC}	Clock cycle time	7.5	_	ns	
t _{CH}	Clock HIGH	3.0	_	ns	
t _{CL}	Clock LOW	3.0	_	ns	
Output Times		<u>.</u>		•	
t _{CO}	Data output valid after CLK rise		4.0	ns	
t _{DOH}	Data output hold after CLK rise	1.5	_	ns	
t _{CLZ}	Clock to low Z [15, 16, 17]	0	_	ns	
t _{CHZ}	Clock to high Z [15, 16, 17]	_	4.0	ns	
t _{OEV}	OE LOW to output valid	_	4.0	ns	
t _{OELZ}	OE LOW to output low Z [15, 16, 17]	0	_	ns	
t _{OEHZ}	OE HIGH to output high Z [15, 16, 17]	-	4.0	ns	
Setup Times		-			
t _{AS}	Address setup before CLK rise	1.5	_	ns	
t _{ADS}	ADSC, ADSP setup before CLK rise	1.5	_	ns	
t _{ADVS}	ADV setup before CLK rise	1.5	_	ns	
t _{WES}	GW, BWE, BW _X setup before CLK rise	1.5	_	ns	
t _{DS}	Data input setup before CLK rise	1.5	_	ns	
t _{CES}	Chip enable setup before CLK rise	1.5	_	ns	
Hold Times		-			
t _{AH}	Address hold after CLK rise	0.5	_	ns	
t _{ADH}	ADSP, ADSC hold after CLK rise	0.5	_	ns	
t _{ADVH}	ADV hold after CLK rise	0.5	_	ns	
t _{WEH}	GW, BWE, BW _X hold after CLK rise	0.5	_	ns	
t _{DH}	Data input hold after CLK rise	0.5	_	ns	
t _{CEH}	Chip enable hold after CLK rise	0.5	_	ns	

^{12.} Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.

13. Test conditions shown in (a) of Figure 2 on page 11 unless otherwise noted.

14. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially before a read or write operation can be initiated.


^{15.} t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 2 on page 11. Transition is measured ±200 mV from steady-state voltage.

16. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

^{17.} This parameter is sampled and not 100% tested.



Switching Waveforms



Note

^{18.} On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Figure 4. Write Timing $^{[19, 20]}$ $\mathsf{t}_{\mathsf{CYC}}$ t_{CL} t_{ADS} t_{ADH} ADSC extends burst t_{ADS} t_{ADH} tads i tadh ADDRESS /// Byte write signals are ignored for first cycle when ADSP initiates burst twes tweh BW[A:B] t_{WEH} twes, t_{ADVS|} t_{ADVH} → ADV suspends burst $t_{DS} \mid t_{DH}$ D(A2) D(A2 + 1) D(A2 + 2) D(A2 + 3) D(A3 + 1) D(A3 + 2) Data In (D) D(A1) High-Z t OEHZ Data Out (Q) Single WRITE BURST READ BURST WRITE Extended BURST WRITE

DON'T CARE


UNDEFINED

Notes
19. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and $\overline{\overline{CE}_3}$ is LOW. When $\overline{\overline{CE}}$ is HIGH: $\overline{\overline{CE}}_1$ is HIGH or $\overline{\overline{CE}}_2$ is LOW or $\overline{\overline{CE}}_3$ is HIGH. 20. Full width write can be initiated by either $\overline{\overline{GW}}$ LOW; or by $\overline{\overline{GW}}$ HIGH, $\overline{\overline{BW}}$ LOW and $\overline{\overline{\overline{BW}}}$ LOW.



Switching Waveforms (continued)

Figure 5. Read/Write Timing $^{[21,\ 22,\ 23]}$




Notes

^{21.} On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 22. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by ADSP or \overline{ADSC} . 23. \overline{GW} is HIGH.



Switching Waveforms (continued)



Notes

^{24.} Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device. 25. DQs are in high Z when exiting ZZ sleep mode.



Ordering Information


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
133	CY7C1328G-133AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial


Ordering Code Definitions





Package Diagram

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



51-85050 *E



Acronyms

Acronym	Description		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
EIA	Electronic Industries Alliance		
I/O	Input/Output		
JEDEC	Joint Electron Devices Engineering Council		
OE	Output Enable		
SRAM	Static Random Access Memory		
TQFP	Thin Quad Flat Pack		
TTL	Transistor-Transistor Logic		

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
nm	nanometer
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Errata

This section describes the Ram9 Sync ZZ pin issue. Details include trigger conditions, the devices affected, proposed workaround and silicon revision applicability. Please contact your local Cypress sales representative if you have further questions.

Part Numbers Affected

Density & Revision	Package Type	Operating Range
4Mb-Ram9 Synchronous SRAMs: CY7C132*G	100-pin TQFP	Industrial

Product Status

All of the devices in the Ram9 4Mb Sync family are qualified and available in production quantities.

Ram9 Sync ZZ Pin Issues Errata Summary

The following table defines the errata applicable to available Ram9 4Mb Sync family devices.

Item	Issues	Description	Device	Fix Status
1.		When asserted HIGH, the ZZ pin places device in a "sleep" condition with data integrity preserved. The ZZ pin currently does not have an internal pull-down resistor and hence cannot be left floating externally by the user during normal mode of operation.	,	For the 4M Ram9 (90 nm) devices, there is no plan to fix this issue.

1. ZZ Pin Issue

■ PROBLEM DEFINITION

The problem occurs only when the device is operated in the normal mode with ZZ pin left floating. The ZZ pin on the SRAM device does not have an internal pull-down resistor. Switching noise in the system may cause the SRAM to recognize a HIGH on the ZZ input, which may cause the SRAM to enter sleep mode. This could result in incorrect or undesirable operation of the SRAM.

■ TRIGGER CONDITIONS

Device operated with ZZ pin left floating.

■ SCOPE OF IMPACT

When the ZZ pin is left floating, the device delivers incorrect data.

■ WORKAROUND

Tie the ZZ pin externally to ground.

■ FIX STATUS

For the 4M Ram9 (90 nm) devices, there is no plan to fix this issue.



Document History Page

Poy ECN No. Issue Date Orig. of Description of Change					
Rev.	ECN No.	Issue Date	Change	Description of Change	
**	224371	See ECN	RKF	New data sheet.	
*A	288909	See ECN	VBL	Updated Ordering Information (Changed TQFP package to Pb-free TQFP package).	
*B	333625	See ECN	SYT	Updated Pin Configurations (Modified Address Expansion balls in the pinou for 100-pin TQFP Package as per JEDEC standards). Updated Pin Definitions. Updated Electrical Characteristics (Updated test conditions for V_{OL} and V_{OL} parameters). Updated Thermal Resistance (Replaced TBD's for Θ_{JA} and Θ_{JC} to their respective values). Updated Ordering Information (By shading and unshading MPNs as per availability).	
*C	419264	See ECN	RXU	Changed status from Preliminary to Final. Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". Updated Features (Removed 133 MHz frequency related information, replace 166 MHz with 167 MHz). Updated Selection Guide (Removed 133 MHz frequency related information replaced 166 MHz with 167 MHz). Updated Electrical Characteristics (Updated Note 10 (Changed test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$), changed the test condition for V_{OL} parameter from V_{DD} = Min. to V_{DD} = Max., changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except ZZ and MODE", removed 133 MH frequency related information, replaced 166 MHz with 167 MHz). Updated Switching Characteristics (Removed 133 MHz frequency related information, replaced 166 MHz with 167 MHz). Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table). Updated Package Diagram.	
*D	430373	See ECN	NXR	Updated Features (Included 133 MHz frequency related information). Updated Selection Guide (Included 133 MHz frequency related information Updated Electrical Characteristics (Included 133 MHz frequency related information). Updated Switching Characteristics (Included 133 MHz frequency related information). Updated Ordering Information (Updated part numbers).	
*E	480368	See ECN	VKN	Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on V _{DDQ} Relative to GND). Updated Ordering Information (Updated part numbers).	
*F	2896584	03/20/2010	NJY	Updated Ordering Information (Removed obsolete part numbers). Updated Package Diagram.	
*G	3045943	10/03/2010	NJY	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits. Updated to new template.	
*H	3353361	08/24/2011	PRIT	Updated Functional Description (Updated Note as "For best practices recommendations, refer to SRAM System Design Guidelines." and referred to note in same place in this section). Updated Package Diagram.	



Document History Page (continued)

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*	3589101	04/17/2012	NJY / PRIT	Updated Features (Removed 250 MHz, 200 MHz and 167 MHz frequencies related information). Updated Functional Description (Removed the Note "For best practices recommendations, refer to SRAM System Design Guidelines."). Updated Selection Guide (Removed 250 MHz, 200 MHz and 167 MHz frequencies related information). Updated Operating Range (Removed Commercial Temperature Range). Updated Electrical Characteristics (Removed 250 MHz, 200 MHz and 167 MHz frequencies related information). Updated Switching Characteristics (Removed 250 MHz, 200 MHz and 167 MHz frequencies related information).
*J	3754982	09/25/2012	PRIT	No technical updates. Completing Sunset Review.
*K	3990978	05/04/2013	PRIT	Added Errata.
*L	4039556	06/25/2013	PRIT	Added Errata Footnotes. Updated to new template.
*M	4150716	10/08/2013	PRIT	Updated Errata.
*N	4539104	10/15/2014	PRIT	Updated Package Diagram: spec 51-85050 – Changed revision from *D to *E. Completing Sunset Review.
*0	4571917	11/18/2014	PRIT	Added related documentation hyperlink in page 1.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2006-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor:

CY7C1328G-133AXI CY7C1328G-133AXIT