

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



April 2014

MillerDrive™

FAN3223 / FAN3224 / FAN3225 Dual 4-A High-Speed, Low-Side Gate Drivers

Features

- Industry-Standard Pinouts
- . 4.5-V to 18-V Operating Range
- 5-A Peak Sink/Source at V_{DD} = 12 V
- 4.3-A Sink / 2.8-A Source at V_{OUT} = 6 V
- Choice of TTL or CMOS Input Thresholds
- Three Versions of Dual Independent Drivers:
 - Dual Inverting + Enable (FAN3223)
 - Dual Non-Inverting + Enable (FAN3224) Dual-Inputs (FAN3225)
- . Internal Resistors Turn Driver Off If No Inputs
- MillerDrive[™] Technology
- 12-ns / 9-ns Typical Rise/Fall Times (2.2-nF Load)
- Under 20-ns Typical Propagation Delay Matched within 1 ns to the Other Channel
- Double Current Capability by Paralleling Channels
- 8-Lead 3x3 mm MLP or 8-Lead SOIC Package
- Rated from -40°C to +125°C Ambient
- Automotive Qualified to AEC-Q100 (F085 Version)

Applications

- Switch-Mode Power Supplies
- High-Efficiency MOSFET Switching
- Synchronous Rectifier Circuits
- . **DC-to-DC Converters**
- Motor Control
- Automotive-Qualified Systems (F085 version)

ENA 8 ENB OUTA INA GND VDD 3 6 OUTB INB 5 FAN3223

ENA 8 ENB 1 INA 2 7 OUTA GND VDD 3 6 INB 5 OUTB 4 E

FAN3224

not connected. In the FAN3225, each channel has dual inputs of opposite polarity, which allows configuration as non-inverting or inverting with an optional enable function using the second input. If one or both inputs are left unconnected, internal resistors bias the inputs such

FAN322X drivers

The

Description

The FAN3223-25 family of dual 4 A gate drivers is

designed to drive N-channel enhancement-mode

MOSFETs in low-side switching applications by

providing high peak current pulses during the short

switching intervals. The driver is available with either

TTL or CMOS input thresholds. Internal circuitry

provides an under-voltage lockout function by holding the output LOW until the supply voltage is within the

operating range. In addition, the drivers feature matched

internal propagation delays between A and B channels

for applications requiring dual gate drives with critical timing, such as synchronous rectifiers. This also

enables connecting two drivers in parallel to effectively

architecture for the final output stage. This bipolar-

MOSFET combination provides high current during the

Miller plateau stage of the MOSFET turn-on / turn-off

process to minimize switching loss, while providing rail-

The FAN3223 offers two inverting drivers and the FAN3224 offers two non-inverting drivers. Each device

has dual independent enable pins that default to ON if

that the output is pulled LOW to hold the power

to-rail voltage swing and reverse current capability.


incorporate

double the current capability driving a single MOSFET.

Related Resources

MOSFET OFF.

AN-6069 — Application Review and Comparative Evaluation of Low-Side Gate Drivers



© 2007 Fairchild Semiconductor Corporation FAN3223 / FAN3224 / FAN3225 • Rev. 1.1.4 www.fairchildsemi.com

FAN3223 / FAN3224 /
' FAN3225 —
- Dual 4-A
High-Speed,
Low-Side (
Speed, Low-Side Gate Drivers

Ordering Information

Part Number	Logic	Input Threshold	Package	Packing Method	Quantity per Reel
FAN3223CMPX			3x3 mm MLP-8	Tape & Reel	3,000
FAN3223CMX		CMOS	SOIC-8	Tape & Reel	2,500
FAN3223CMX_F085 ⁽¹⁾	Dual Inverting Channels +		SOIC-8	Tape & Reel	2,500
FAN3223TMPX	Dual Enable		3x3 mm MLP-8	Tape & Reel	3,000
FAN3223TMX		TTL	SOIC-8	Tape & Reel	2,500
FAN3223TMX_F085 ⁽¹⁾			SOIC-8	Tape & Reel	2,500
FAN3224CMPX			3x3 mm MLP-8	Tape & Reel	3,000
FAN3224CMX		CMOS	SOIC-8	Tape & Reel	2,500
FAN3224CMX_F085 ⁽¹⁾	Dual Non-Inverting		SOIC-8	Tape & Reel	2,500
FAN3224TMPX	Channels + Dual Enable		3x3 mm MLP-8	Tape & Reel	3,000
FAN3224TMX	1	TTL	SOIC-8	Tape & Reel	2,500
FAN3224TMX_F085 ⁽¹⁾	1		SOIC-8	Tape & Reel	2,500
FAN3225CMPX			3x3 mm MLP-8	Tape & Reel	3,000
FAN3225CMX		CMOS	SOIC-8	Tape & Reel	2,500
FAN3225CMX_F085 ⁽¹⁾	Dual Channels of Two-		SOIC-8	Tape & Reel	2,500
FAN3225TMPX	Input / One-Output Drivers		3x3 mm MLP-8	Tape & Reel	3,000
FAN3225TMX]	TTL	SOIC-8	Tape & Reel	2,500
FAN3225TMX_F085 ⁽¹⁾]		SOIC-8	Tape & Reel	2,500

All standard Fairchild Semiconductor products are RoHS compliant and many are also "Green" or going green. Green means the products are RoHS compliant AND they have limits on additional substances of Chlorine, Bromine and Antimony. For additional information on Fairchild's "green" Eco Status, please visit: <u>http://www.fairchildsemi.com/company/green/rohs_green.html</u>.

Note:

1. Qualified to AEC-Q100.

8

6

5


Package Outlines 2 1 8 2 3 Γ7 3 4 4 5 Figure 2. 3x3 mm MLP-8 (Top View) Figure 3. SOIC-8 (Top View)

Thermal Characteristics⁽²⁾

Package	$\Theta_{JL}^{(3)}$	$\Theta_{JT}^{(4)}$	$\Theta_{JA}^{(5)}$	${\Psi_{JB}}^{(6)}$	${\Psi_{JT}}^{(7)}$	Units
8-Lead 3x3 mm Molded Leadless Package (MLP)	1.2	64	42	2.8	0.7	°C/W
8-Pin Small Outline Integrated Circuit (SOIC)	38	29	87	41	2.3	°C/W

Notes:

- Estimates derived from thermal simulation; actual values depend on the application. 2
- 3. Theta_JL (O_{JL}): Thermal resistance between the semiconductor junction and the bottom surface of all the leads (including any thermal pad) that are typically soldered to a PCB.
- Theta JT $(\Theta_{,T})$: Thermal resistance between the semiconductor junction and the top surface of the package, assuming it is 4. held at a uniform temperature by a top-side heatsink.
- Theta JA $(\Theta_{i,k})$: Thermal resistance between junction and ambient, dependent on the PCB design, heat sinking, and airflow. 5 The value given is for natural convection with no heatsink using a 2S2P board, as specified in JEDEC standards JESD51-2, JESD51-5, and JESD51-7, as appropriate.
- 6. Psi JB (Ψ_{JB}): Thermal characterization parameter providing correlation between semiconductor junction temperature and an application circuit board reference point for the thermal environment defined in Note 5. For the MLP-8 package, the board reference is defined as the PCB copper connected to the thermal pad and protruding from either end of the package. For the SOIC-8 package, the board reference is defined as the PCB copper adjacent to pin 6.
- Psi_JT (Ψ_{JT}): Thermal characterization parameter providing correlation between the semiconductor junction temperature and 7. the center of the top of the package for the thermal environment defined in Note 5.



Pin Definitions

ENA

INA

GND

INB

1

2

3

4

E

FAN3223

8

7

6

5

Name		Pin Description
ENA	Enable Input for Channel A. Pull pir CMOS INx threshold.	n LOW to inhibit driver A. ENA has TTL thresholds for both TTL and
ENB	Enable Input for Channel B. Pull pir CMOS INx threshold.	n LOW to inhibit driver B. ENB has TTL thresholds for both TTL and
GND	Ground. Common ground reference	for input and output circuits.
INA	Input to Channel A.	
INA+	Non-Inverting Input to Channel A.	Connect to VDD to enable output.
INA-	Inverting Input to Channel A. Conn	ect to GND to enable output.
INB	Input to Channel B.	
INB+	Non-Inverting Input to Channel B.	Connect to VDD to enable output.
INB-	Inverting Input to Channel B. Conn	ect to GND to enable output.
OUTA	Gate Drive Output A: Held LOW unl	ess required input(s) are present and V_{DD} is above UVLO threshold.
OUTB	Gate Drive Output B: Held LOW unl	ess required input(s) are present and V_{DD} is above UVLO threshold.
OUTA	Gate Drive Output A (inverted from above UVLO threshold.	the input): Held LOW unless required input is present and V_{DD} is
OUTB	Gate Drive Output B (inverted from above UVLO threshold.	the input): Held LOW unless required input is present and V_{DD} is
P1	Thermal Pad (MLP only). Exposed n to GND; NOT suitable for carrying cu	netal on the bottom of the package; may be left floating or connected rrent.
VDD	Supply Voltage. Provides power to t	he IC.

Output Logic

FAN3223	3 (x=A or	B)				
ENx	ENx INx					
0	0	0				
0	1 ⁽⁸⁾	0				
1 ⁽⁸⁾	0	1				
1 ⁽⁸⁾	1 ⁽⁸⁾	0				


FAN3224 (x=A or B)							
ENx	INx	OUTx					
0	0 ⁽⁸⁾	0					
0	1	0					
1 ⁽⁸⁾	0 ⁽⁸⁾	0					
1 ⁽⁸⁾	1	1					


FAN3	225 (x=A	or B)
INx+	INx-	OUTx
0 ⁽⁸⁾	0	0
0 ⁽⁸⁾	1 ⁽⁸⁾	0
1	0	1
1	1 ⁽⁸⁾	0

Note:

8. Default input signal if no external connection is made.

FAN3223 / FAN3224 / FAN3225 — Dual 4-A High-Speed, Low-Side Gate Drivers





Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Para	meter	Min.	Max.	Unit
V _{DD}	VDD to PGND		-0.3	20.0	V
V _{EN}	ENA and ENB to GND		GND - 0.3	V _{DD} + 0.3	V
V _{IN}	INA, INA+, INA-, INB, INB+ and INB-	- to GND	GND - 0.3	V _{DD} + 0.3	V
V _{OUT}	OUTA and OUTB to GND	DC	GND - 0.3	V _{DD} + 0.3	V
TL	Lead Soldering Temperature (10 Sec	conds)		+260	°C
TJ	Junction Temperature		-55	+150	°C
T _{STG}	Storage Temperature		-65	+150	°C

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V _{DD}	Supply Voltage Range	4.5	18.0	V
V _{EN}	Enable Voltage ENA and ENB	0	V _{DD}	V
V _{IN}	Input Voltage INA, INA+, INA-, INB, INB+ and INB-	0	V _{DD}	V
V _{OUT}	OUTA and OUTB to GND Repetitive Pulse < 200 ns	-2.0	V _{DD} + 0.3	V
T _A	Operating Ambient Temperature	-40	+125	°C

Electrical Characteristics

Unless otherwise noted, V_{DD} =12 V, T_J =-40°C to +125°C. Currents are defined as positive into the device and negative out of the device.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Supply						
V _{DD}	Operating Range		4.5		18.0	V
	Supply Current, Inputs / EN Not	All except FAN3225C		0.70	0.95	mA
I _{DD}	Connected	FAN3225C ⁽⁹⁾		0.21	0.35	mA
V _{ON}	Turn-On Voltage	INA=ENA=V _{DD} , INB=ENB=0 V	3.5	3.9	4.3	V
V_{OFF}	Turn-Off Voltage	INA=ENA=V _{DD} , INB=ENB=0 V	3.3	3.7	4.1	V
FAN322x	ГМХ_F085, FAN322xCMX_F085 (Au	tomotive-Qualified Versions)				
V_{DD}	Operating Range		4.5		18.0	V
	Supply Current, Inputs / FN Not	All Except FAN3225C		0.70	1.20	mA
I _{DD}	Supply Current, Inputs / EN Not Connected ⁽¹⁴⁾	FAN3225C ⁽⁹⁾		0.21	0.35	mA
V _{ON}	Turn-On Voltage ⁽¹⁴⁾	INA=ENA=V _{DD} , INB=ENB=0 V	3.4	3.9	4.5	V
V _{OFF}	Turn-Off Voltage ⁽¹⁴⁾	INA=ENA=V _{DD} , INB=ENB=0 V	3.2	3.7	4.3	V
Inputs (F	AN322xT) ⁽¹⁰⁾					
V _{INL_T}	INx Logic LOW Threshold		0.8	1.2		V
V _{INH_T}	INx Logic HIGH Threshold			1.6	2.0	V
V _{HYS_T}	TTL Logic Hysteresis Voltage		0.2	0.4	0.8	V
I _{IN+}	Non-Inverting Input Current	IN from 0 to V _{DD}	-1		175	μA
I _{IN-}	Inverting Input Current	IN from 0 to V _{DD}	-175		1	μA
FAN322x	TMX_F085 (Automotive-Qualified V	ersions)				
$V_{\text{INL}_{\text{T}}}$	INx Logic LOW Threshold		0.8	1.2		V
$V_{\text{INH}_{\text{T}}}$	INx Logic HIGH Threshold			1.6	2.0	V
V _{HYS_T}	TTL Logic Hysteresis Voltage		0.1	0.4	0.9	V
I _{INx_T}	Non-inverting Input Current ⁽¹⁴⁾	IN=0 V	-1.5		1.5	μA
I _{INX_T}	Non-inverting Input Current ⁽¹⁴⁾	IN=V _{DD}	90	120	175	μA
I _{INx_T}	Inverting Input Current ⁽¹⁴⁾	IN=0 V	-175	-120	-90	μA
I _{INx_T}	Inverting Input Current ⁽¹⁴⁾	IN=V _{DD}	-1.5		1.5	μA
Inputs (F	AN322xC) ⁽¹⁰⁾					
V _{INL_C}	INx Logic Low Threshold		30	38		%V _{DD}
$V_{\text{INH}_{\text{C}}}$	INx Logic High Threshold			55	70	%V _{DD}
V _{HYS_C}	CMOS Logic Hysteresis Voltage			17		%V _{DD}
I _{IN+}	Non-Inverting Input Current	IN from 0 to V _{DD}	-1		175	μA
I _{IN-}	Inverting Input Current	IN from 0 to V _{DD}	-175		1	μA

Continued on the following page...

Electrical Characteristics

Unless otherwise noted, V_{DD} =12 V, T_J =-40°C to +125°C. Currents are defined as positive into the device and negative out of the device.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
FAN322x0	CMX_F085 (Automotive-Qualified Vers	sions)		•		
$V_{\text{INL}_{C}}$	INx Logic Low Threshold		30	38		%V _{DI}
$V_{\text{INH}_{\text{C}}}$	INx Logic High Threshold			55	70	%V _{DI}
V _{HYS_C}	CMOS Logic Hysteresis Voltage			17		%V _{DI}
I _{INx_T}	Non-Inverting Input Current ⁽¹⁴⁾	IN=0 V	-1.5		1.5	μA
I _{INx_T}	Non-Inverting Input Current ⁽¹⁴⁾	IN=V _{DD}	90	120	175	μA
I _{INX_T}	Inverting Input Current ⁽¹⁴⁾	IN=0 V	-175	-120	-90	μA
I _{INx_T}	Inverting Input Current ⁽¹⁴⁾	IN=V _{DD}	-1.5		1.5	μA
ENABLE (FAN3223C, FAN3223T, FAN3224C, FA	AN3224T)				
V _{ENL}	Enable Logic Low Threshold	EN from 5 V to 0 V	0.8	1.2		V
V _{ENH}	Enable Logic High Threshold	EN from 0 V to 5 V		1.6	2.0	V
V _{HYS_T}	TTL Logic Hysteresis Voltage ⁽¹¹⁾			0.4		V
R _{PU}	Enable Pull-Up Resistance ⁽¹¹⁾			100		kΩ
t _{D3}		0 V to 5 V EN, 1 V/ns Slew Rate	9	17	26	ns
t _{D4}	EN to Output Propagation Delay ⁽¹²⁾	5 V to 0 V EN, 1 V/ns Slew Rate	11	18	28	ns
FAN32230	C/TMX_F085, FAN3224C/TMX_F085 (A	utomotive-Qualified Versions)				
VENL	Enable Logic Low Threshold	EN from 5 V to 0 V	0.8	1.2		V
V_{ENH}	Enable Logic High Threshold	EN from 0 V to 5 V		1.6	2.0	V
V _{HYS_T}	TTL Logic Hysteresis Voltage ⁽¹¹⁾			0.4		V
R _{PU}	Enable Pull-Up Resistance ⁽¹¹⁾			100		kΩ
t _{D3}		0 V to 5V EN, 1 V/ns Slew Rate	9	17	34	ns
t _{D4}	EN to Output Propagation Delay ^(12,14)	5 V to 0V EN, 1 V/ns Slew Rate	9	19	31	ns
Outputs						•
I _{SINK}	OUT Current, Mid-Voltage, Sinking ⁽¹¹⁾	OUT at V _{DD} /2, C _{LOAD} =0.22 $\mu F,$ f=1 kHz		4.3		А
I _{SOURCE}	OUT Current, Mid-Voltage, Sourcing ⁽¹¹⁾	OUT at V _{DD} /2, C _{LOAD} =0.22 μ F, f=1 kHz		-2.8		A
I_{PK} SINK	OUT Current, Peak, Sinking ⁽¹¹⁾	C_{LOAD} =0.22 µF, f=1 kHz		5		Α
PK_SOURCE	OUT Current, Peak, Sourcing ⁽¹¹⁾	C_{LOAD} =0.22 µF, f=1 kHz		-5		А
t _{RISE}	Output Rise Time ⁽¹³⁾	C _{LOAD} =2200 pF		12	20	ns
t _{FALL}	Output Fall Time ⁽¹³⁾	C _{LOAD} =2200 pF		9	17	ns
t _{del.match}	Propagation Matching Between Channels	INA=INB, OUTA and OUTB at 50% Point		2	4	ns
I _{RVS}	Output Reverse Current Withstand ⁽¹¹⁾			500		mA
$t_{D1,} t_{D2}$	Output Propagation Delay, CMOS Inputs ⁽¹³⁾	0 – 12 V _{IN} , 1 V/ns Slew Rate	10	18	29	ns
t _{D1,} t _{D2}	Output Propagation Delay, TTL Inputs ⁽¹³⁾	0 – 5 V _{IN} , 1 V/ns Slew Rate	9	17	29	ns

Electrical Characteristics

Unless otherwise noted, V_{DD}=12 V, T_J=-40°C to +125°C. Currents are defined as positive into the device and negative out of the device.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
All Except	t for FAN3225C/TMX_F085 (Automotiv	ve-Qualified Versions)				
t _{RISE}	Output Rise Time ⁽¹³⁾	C _{LOAD} =2200 pF		12	20	ns
t _{FALL}	Output Fall Time ⁽¹³⁾	C _{LOAD} =2200 pF		9	17	ns
t _{DEL.MATCH}	Propagation Matching Between Channels	INA=INB, OUTA and OUTB at 50% Point		2	4	ns
I _{RVS}	Output Reverse Current Withstand ⁽¹¹⁾			500		mA
$t_{D1,} t_{D2}$	Output Propagation Delay, CMOS Inputs ^(13,14)	0 – 12 V _{IN} , 1 V/ns Slew Rate	9	18	34	ns
$t_{D1,} t_{D2}$	Output Propagation Delay, TTL Inputs ^(13,14)	0 – 5 V _{IN} , 1 V/ns Slew Rate	6	16	30	ns
V _{OH}	High Level Output Voltage ⁽¹⁴⁾	V _{OH} =V _{DD} -V _{OUT} , I _{OUT} =-1 mA		15	35	mV
V _{OL}	Low Level Output Voltage ⁽¹⁴⁾	I _{OUT} = 1 mA		10	25	mV
FAN32250	C/TMX_F085 (Automotive-Qualificed \	/ersions)				
t _{RISE}	Output Rise Time ⁽¹³⁾	C _{LOAD} =2200 pF		12	28	ns
t _{FALL}	Output Fall Time ⁽¹³⁾	C _{LOAD} =2200 pF		9	26	ns
V _{OH}	High Level Output Voltage ⁽¹⁴⁾	V _{OH} =V _{DD} -V _{OUT} , I _{OUT} =-1 mA		15	37	mV
V _{OL}	Low Level Output Voltage ⁽¹⁴⁾	I _{OUT} = 1 mA		10	25	mV


Notes:


9. Lower supply current due to inactive TTL circuitry.


- 10. EN inputs have TTL thresholds; refer to the ENABLE section.
- 11. Not tested in production.


12. See Timing Diagrams of Figure 10 and Figure 11.


- See Timing Diagrams of Figure 8 and Figure 9.
 Applies only to _F085 versions.























Applications Information

Input Thresholds

Each member of the FAN322x driver family consists of two identical channels that may be used independently at rated current or connected in parallel to double the individual current capacity. In the FAN3223 and FAN3224, channels A and B can be enabled or disabled independently using ENA or ENB, respectively. The EN pin has TTL thresholds for parts with either CMOS or TTL input thresholds. If ENA and ENB are not connected, an internal pull-up resistor enables the driver channels by default. ENA and ENB have TTL thresholds in parts with either TTL or CMOS INx threshold. If the channel A and channel B inputs and outputs are connected in parallel to increase the driver current capacity, ENA and ENB should be connected and driven together.

The FAN322x family offers versions in either TTL or CMOS input thresholds. In the FAN322xT, the input thresholds meet industry-standard TTL-logic thresholds independent of the V_{DD} voltage, and there is a hysteresis voltage of approximately 0.4 V. These levels permit the inputs to be driven from a range of input logic signal levels for which a voltage over 2 V is considered logic HIGH. The driving signal for the TTL inputs should have fast rising and falling edges with a slew rate of 6 V/µs or faster, so a rise time from 0 to 3.3 V should be 550 ns or less. With reduced slew rate, circuit noise could cause the driver input voltage to exceed the hysteresis voltage and retrigger the driver input, causing erratic operation.

In the FAN322xC, the logic input thresholds are dependent on the V_{DD} level and, with V_{DD} of 12V, the logic rising edge threshold is approximately 55% of V_{DD} and the input falling edge threshold is approximately 38% of V_{DD} . The CMOS input configuration offers a hysteresis voltage of approximately 17% of V_{DD} . The CMOS inputs can be used with relatively slow edges (approaching DC) if good decoupling and bypass techniques are incorporated in the system design to prevent noise from violating the input voltage hysteresis window. This allows setting precise timing intervals by fitting an R-C circuit between the controlling signal and the IN pin of the driver. The slow rising edge at the IN pin of the driver introduces a delay between the controlling signal and the OUT pin of the driver.

Static Supply Current

In the I_{DD} (static) typical performance characteristics (*Figure 12 - Figure 14 and Figure 19 - Figure 21*), the curve is produced with all inputs/enables floating (OUT is low) and indicates the lowest static I_{DD} current for the tested configuration. For other states, additional current flows through the 100 k Ω resistors on the inputs and outputs shown in the block diagram of each part (see *Figure 5 - Figure 7*). In these cases, the actual static I_{DD} current is the value obtained from the curves plus this additional current.


MillerDrive[™] Gate Drive Technology


FAN322x gate drivers incorporate the MillerDriveTM architecture shown in Figure 47. For the output stage, a combination of bipolar and MOS devices provide large currents over a wide range of supply voltage and temperature variations. The bipolar devices carry the bulk of the current as OUT swings between 1/3 to 2/3 V_{DD} and the MOS devices pull the output to the HIGH or LOW rail.

The purpose of the MillerDrive[™] architecture is to speed up switching by providing high current during the Miller plateau region when the gate-drain capacitance of the MOSFET is being charged or discharged as part of the turn-on / turn-off process.

For applications that have zero voltage switching during the MOSFET turn-on or turn-off interval, the driver supplies high peak current for fast switching even though the Miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before the MOSFET is switched ON.

The output pin slew rate is determined by V_{DD} voltage and the load on the output. It is not user adjustable, but a series resistor can be added if a slower rise or fall time at the MOSFET gate is needed.





Under-Voltage Lockout

The FAN322x startup logic is optimized to drive groundreferenced N-channel MOSFETs with an under-voltage lockout (UVLO) function to ensure that the IC starts up in an orderly fashion. When V_{DD} is rising, yet below the 3.9 V operational level, this circuit holds the output LOW, regardless of the status of the input pins. After the part is active, the supply voltage must drop 0.2 V before the part shuts down. This hysteresis helps prevent chatter when low V_{DD} supply voltages have noise from the power switching. This configuration is not suitable for driving high-side P-channel MOSFETs because the low output voltage of the driver would turn the P-channel MOSFET ON with V_{DD} below 3.9 V.

V_{DD} Bypass Capacitor Guidelines

To enable this IC to turn a device ON quickly, a local high-frequency bypass capacitor, C_{BYP} , with low ESR and ESL should be connected between the VDD and GND pins with minimal trace length. This capacitor is in addition to the bulk electrolytic capacitance of 10 μ F to 47 μ F commonly found on the driver and controller bias circuits.

A typical criterion for choosing the value of C_{BYP} is to keep the ripple voltage on the V_{DD} supply to $\leq 5\%$. This is often achieved with a value ≥ 20 times the equivalent load capacitance C_{EQV} , defined here as Q_{GATE}/V_{DD} . Ceramic capacitors of 0.1 µF to 1 µF or larger are common choices, as are dielectrics, such as X5R and X7R with good temperature characteristics and high pulse current capability.

If circuit noise affects normal operation, the value of C_{BYP} may be increased to 50-100 times the C_{EQV} , or C_{BYP} may be split into two capacitors. One should be a larger value, based on equivalent load capacitance, and the other a smaller value, such as 1-10 nF mounted closest to the VDD and GND pins to carry the higher frequency components of the current pulses. The bypass capacitor must provide the pulsed current from both of the driver channels and, if the drivers are switching simultaneously, the combined peak current sourced from the C_{BYP} would be twice as large as when a single channel is switching.

Layout and Connection Guidelines

The FAN3223-25 family of gate drivers incorporates fast-reacting input circuits, short propagation delays, and powerful output stages capable of delivering current peaks over 4 A to facilitate voltage transition times from under 10 ns to over 150 ns. The following layout and connection guidelines are strongly recommended:

- Keep high-current output and power ground paths separate logic and enable input signals and signal ground paths. This is especially critical when dealing with TTL-level logic thresholds at driver inputs and enable pins.
- Keep the driver as close to the load as possible to minimize the length of high-current traces. This reduces the series inductance to improve highspeed switching, while reducing the loop area that can radiate EMI to the driver inputs and surrounding circuitry.
- If the inputs to a channel are not externally connected, the internal 100 kΩ resistors indicated on block diagrams command a low output. In noisy environments, it may be necessary to tie inputs of an unused channel to VDD or GND using short traces to prevent noise from causing spurious output switching.
- Many high-speed power circuits can be susceptible to noise injected from their own output or other external sources, possibly causing output retriggering. These effects can be obvious if the circuit is tested in breadboard or non-optimal circuit layouts with long input, enable, or output leads.

For best results, make connections to all pins as short and direct as possible.

- The FAN322x is compatible with many other industry-standard drivers. In single input parts with enable pins, there is an internal 100 kΩ resistor tied to VDD to enable the driver by default; this should be considered in the PCB layout.
- The turn-on and turn-off current paths should be minimized, as discussed in the following section.

Figure 48 shows the pulsed gate drive current path when the gate driver is supplying gate charge to turn the MOSFET ON. The current is supplied from the local bypass capacitor, C_{BYP} , and flows through the driver to the MOSFET gate and to ground. To reach the high peak currents possible, the resistance and inductance in the path should be minimized. The localized C_{BYP} acts to contain the high peak current pulses within this driver-MOSFET circuit, preventing them from disturbing the sensitive analog circuitry in the PWM controller.






Figure 48. Current Path for MOSFET Turn-On

Figure 49 shows the current path when the gate driver turns the MOSFET OFF. Ideally, the driver shunts the current directly to the source of the MOSFET in a small circuit loop. For fast turn-off times, the resistance and inductance in this path should be minimized.





Truth Table of Logic Operation

The FAN3225 truth table indicates the operational states using the dual-input configuration. In a non-inverting driver configuration, the IN- pin should be a logic LOW signal. If the IN- pin is connected to logic HIGH, a disable function is realized, and the driver output remains LOW regardless of the state of the IN+ pin.

IN+	IN-	OUT	
0	0	0	
0	1	0	
1	0	1	
1	1	0	

In the non-inverting driver configuration in Figure 50, the IN- pin is tied to ground and the input signal (PWM) is applied to IN+ pin. The IN- pin can be connected to logic HIGH to disable the driver and the output remains LOW, regardless of the state of the IN+ pin.





Figure 50. Dual-Input Driver Enabled, Non-Inverting Configuration

In the inverting driver application in Figure 51, the IN+ pin is tied HIGH. Pulling the IN+ pin to GND forces the output LOW, regardless of the state of the IN- pin.



Operational Waveforms

At power-up, the driver output remains LOW until the V_{DD} voltage reaches the turn-on threshold. The magnitude of the OUT pulses rises with V_{DD} until steady-state V_{DD} is reached. The non-inverting operation illustrated in Figure 52 shows that the output remains LOW until the UVLO threshold is reached, then the output is in-phase with the input.





Figure 52. Non-Inverting Startup Waveforms

For the inverting configuration of Figure 51, startup waveforms are shown in Figure 53. With IN+ tied to VDD and the input signal applied to IN–, the OUT pulses are inverted with respect to the input. At power-up, the inverted output remains LOW until the V_{DD} voltage reaches the turn-on threshold, then it follows the input with inverted phase.



(7)

Thermal Guidelines

Gate drivers used to switch MOSFETs and IGBTs at high frequencies can dissipate significant amounts of power. It is important to determine the driver power dissipation and the resulting junction temperature in the application to ensure that the part is operating within acceptable temperature limits.

The total power dissipation in a gate driver is the sum of two components, $\mathsf{P}_{\mathsf{GATE}}$ and $\mathsf{P}_{\mathsf{DYNAMIC}}$:

$$P_{\text{TOTAL}} = P_{\text{GATE}} + P_{\text{DYNAMIC}}$$
(1)

 $\mathsf{P}_{\mathsf{GATE}}$ (Gate Driving Loss): The most significant power loss results from supplying gate current (charge per unit time) to switch the load MOSFET on and off at the switching frequency. The power dissipation that results from driving a MOSFET at a specified gate-source voltage, V_{GS} , with gate charge, Q_{G} , at switching frequency, f_{SW} , is determined by:

$$P_{GATE} = Q_G \cdot V_{GS} \cdot f_{SW} \cdot n \tag{2}$$

where n is the number of driver channels in use (1 or 2).

$$P_{\text{DYNAMIC}} = I_{\text{DYNAMIC}} \cdot V_{\text{DD}} \cdot n \tag{3}$$

where n is the number of driver ICs in use. Note that n is usually be one IC even if the IC has two channels, unless two or more.driver ICs are in parallel to drive a large load.

Once the power dissipated in the driver is determined, the driver junction rise with respect to circuit board can be evaluated using the following thermal equation, assuming ψ_{JB} was determined for a similar thermal design (heat sinking and air flow):

$$T_{\rm J} = P_{\rm TOTAL} \cdot \Psi_{\rm JB} + T_{\rm B} \tag{4}$$

where:

T_J = driver junction temperature;

- Ψ_{JB} = (psi) thermal characterization parameter relating temperature rise to total power dissipation; and
- T_B = board temperature in location as defined in the Thermal Characteristics table.

To give a numerical example, assume for a 12 V V_{DD} (V_{BIAS}) system, the synchronous rectifier switches of Figure 54 have a total gate charge of 60 nC at V_{GS} = 7 V. Therefore, two devices in parallel would have 120 nC gate charge. At a switching frequency of 300 kHz, the total power dissipation is:

 $P_{GATE} = 120 \text{ nC} \cdot 7 \text{ V} \cdot 300 \text{ kHz} \cdot 2 = 0.504 \text{ W}$ (5)

 $P_{\text{DYNAMIC}} = 3.0 \text{ mA} \cdot 12 \text{ V} \cdot 1 = 0.036 \text{ W}$ (6)

$$P_{TOTAL} = 0.540 W$$

The SOIC-8 has a junction-to-board thermal characterization parameter of $\Psi_{JB} = 42^{\circ}$ C/W. In a system application, the localized temperature around the device is a function of the layout and construction of the PCB along with airflow across the surfaces. To ensure reliable operation, the maximum junction temperature of the device must be prevented from exceeding the maximum rating of 150°C; with 80% derating, T_J would be limited to 120°C. Rearranging Equation 4 determines the board temperature required to maintain the junction temperature below 120°C:

$$T_{B,MAX} = T_J - P_{TOTAL} \cdot \Psi_{JB}$$
(8)

$$T_{B,MAX} = 120^{\circ}C - 0.54 \text{ W} \cdot 42^{\circ}C/W = 97^{\circ}C$$
(9)






Table 1. Type	Part Number	Gate Drive ⁽¹⁷⁾ (Sink/Src)	Input Threshold	Logic	Package
Single 1 A	FAN3111C	+1.1 A / -0.9 A	CMOS	Single Channel of Dual-Input/Single-Output	SOT23-5, MLP
Single 1 A	FAN3111E	+1.1 A / -0.9 A	External ⁽¹⁸⁾	Single Non-Inverting Channel with External Reference	SOT23-5, MLP
Single 2 A	FAN3100C	+2.5 A / -1.8 A	CMOS	Single Channel of Two-Input/One-Output	SOT23-5, MLP
Single 2 A	FAN3100T	+2.5 A / -1.8 A	TTL	Single Channel of Two-Input/One-Output	SOT23-5, MLP
Single 2 A	FAN3180	+2.4 A / -1.6 A	TTL	Single Non-Inverting Channel + 3.3-V LDO	SOT23-5
Dual 2 A	FAN3216T	+2.4 A / -1.6 A	TTL	Dual Inverting Channels	SOIC8
Dual 2 A	FAN3217T	+2.4 A / -1.6 A	TTL	Dual Non-Inverting Channels	SOIC8
Dual 2 A	FAN3226C	+2.4 A / -1.6 A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 2 A	FAN3226T	+2.4 A / -1.6 A	TTL	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 2 A	FAN3227C	+2.4 A / -1.6 A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 2 A	FAN3227T	+2.4 A / -1.6 A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 2 A	FAN3228C	+2.4 A / -1.6 A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8, MLP8
Dual 2 A	FAN3228T	+2.4 A / -1.6 A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8, MLP8
Dual 2 A	FAN3229C	+2.4 A / -1.6 A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8, MLP8
Dual 2 A	FAN3229T	+2.4 A / -1.6 A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8, MLP8
Dual 2 A	FAN3268T	+2.4 A / -1.6 A	TTL	20 V Non-Inverting Channel (NMOS) and Inverting Channel (PMOS) + Dual Enables	SOIC8
Dual 2 A	FAN3278T	+2.4 A / -1.6 A	TTL	30 V Non-Inverting Channel (NMOS) and Inverting Channel (PMOS) + Dual Enables	SOIC8
Dual 4 A	FAN3213T	+4.3 A / -2.8 A	TTL	Dual Inverting Channels	SOIC8
Dual 4 A	FAN3214T	+4.3 A / -2.8 A	TTL	Dual Non-Inverting Channels	SOIC8
Dual 4 A	FAN3223C	+4.3 A / -2.8 A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 4 A	FAN3223T	+4.3 A / -2.8 A	TTL	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 4 A	FAN3224C	+4.3 A / -2.8 A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 4 A	FAN3224T	+4.3 A / -2.8 A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 4 A	FAN3225C	+4.3 A / -2.8 A	CMOS	Dual Channels of Two-Input/One-Output	SOIC8, MLP8
Dual 4 A	FAN3225T	+4.3 A / -2.8 A	TTL	Dual Channels of Two-Input/One-Output	SOIC8, MLP8
Single 9 A	FAN3121C	+9.7 A / -7.1 A	CMOS	Single Inverting Channel + Enable	SOIC8, MLP8
Single 9 A	FAN3121T	+9.7 A / -7.1 A	TTL	Single Inverting Channel + Enable	SOIC8, MLP8
Single 9 A	FAN3122T	+9.7 A / -7.1 A	CMOS	Single Non-Inverting Channel + Enable	SOIC8, MLP8
Single 9 A	FAN3122C	+9.7 A / -7.1 A	TTL	Single Non-Inverting Channel + Enable SOIC8, MLP8	
Dual 12 A	FAN3240	+12.0 A	TTL	Dual-Coil Relay Driver, Timing Config. 0 SC	
Dual 12 A	FAN3241	+12.0 A	TTL	Dual-Coil Relay Driver, Timing Config. 1 SOIC8	

Notes:
17. Typical currents with OUTx at 6 V and V_{DD}=12 V.
18. Thresholds proportional to an externally supplied reference voltage.







Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <u>http://www.fairchildsemi.com/dwg/M0/M08A.pdf</u>



No Identification Needed

Obsolete

Full Production

Not In Production

Rev. 168 www.fairchildsemi.com

The datasheet is for reference information only.

changes at any time without notice to improve the design

Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make

Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor: FAN3225CMPX FAN3225CMX