

#### Is Now Part of



# ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <a href="https://www.onsemi.com">www.onsemi.com</a>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo





# FAN53526 3.0 A, 2.4 MHz, Digitally Programmable TinyBuck® Regulator

#### **Features**

- Fixed-Frequency Operation: 2.4 MHz
- Best-in-Class Load Transient
- Continuous Output Current Capability: 3.0 A
- 2.5 V to 5.5 V Input Voltage Range
- Digitally Programmable Output Voltage:
  - 0.600 V to 1.39375 V in 6.25 mV Steps
- Programmable Slew Rate for Voltage Transitions
- I<sup>2</sup>C-Compatible Interface Up to 3.4 Mbps
- PFM Mode for High Efficiency in Light-Load
- Quiescent Current in PFM Mode: 50 µA (Typical)
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- 15-Bump Wafer-Level Chip Scale Package (WLCSP)

#### **Applications**

- Application, Graphic, and DSP Processors
  - ARM™, Tegra™, OMAP™, NovaThor™, ARMADA™, Krait™, etc.
- Hard Disk Drives, LPDDR3, LPDDR4
- Tablets, Netbooks, Ultra-Mobile PCs
- Smart Phones
- Gaming Devices

All trademarks are the property of their respective owners.

# **Description**

The FAN53526 is a step-down switching voltage regulator that delivers a digitally programmable output from an input voltage supply of 2.5 V to 5.5 V. The output voltage is programmed through an  $\rm I^2C$  interface capable of operating up to 3.4 MHz.

Using a proprietary architecture with synchronous rectification, the FAN53526 is capable of delivering 3.0 A continuous at over 80% efficiency, maintaining that efficiency at load currents as low as 10 mA. The regulator operates at a nominal fixed frequency of 2.4 MHz, which reduces the value of the external components. Additional output capacitance can be added to improve regulation during load transients without affecting stability.

At moderate and light loads, Pulse Frequency Modulation (PFM) is used to operate in Power-Save Mode with a typical quiescent current of 50  $\mu A$  at room temperature. Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 2.4 MHz. In Shutdown Mode, the supply current drops below 1  $\mu A$ , reducing power consumption. PFM Mode can be disabled if fixed frequency is desired. The FAN53526 is available in a 15-bump, 1.310 mm x 2.015 mm, 0.4 mm ball pitch WLCSP.




Figure 1. Typical Application

# **Ordering Information**

Part Number	Part Number		Temperature	Package Packing		Device	
Part Number	VSEL0	VSEL1	/ Step Size	/ Step Size Range		Method	Marking
FAN53526UC84X	1.125	1.125					F7
FAN53526UC89X	1.15625	1.15625					CL
FAN53526UC100X	1.225	1.225	0.600 V to 1.39375 V / 6.25 mV	-40 to 85°C		Tape & Reel	F9
FAN53526UC106X	1.2625	1.2625	1.03070 7 7 0.20 1117				C7
FAN53526UC128X	1.2	1.2					F3

# **Recommended External Components**

Table 1. Recommended External Components for 3.0 A Maximum Load Current

Component	Description	Vendor	Parameter	Тур.	Unit
L1	330 nH, 2016 Case Size				
L1 Alternative <sup>(1)</sup>	470 nH 2016 Case Size	See Table 2			
C <sub>OUT1</sub> , C <sub>OUT2</sub>	47 μF, 6.3 V, X5R, 0603	GRM188R60J476ME15 (Murata)	С	47	
C <sub>OUT1</sub> , C <sub>OUT2</sub> Alternative <sup>(1)</sup>	22 μF, 10 V, X5R, 0603	CL10A226MP8NUNB (SAMSUNG)	С	22	μF
C <sub>IN</sub>	1 Piece; 4.7 μF, 10 V, X5R, 0603	C1608X5R1A475K (TDK)	С	4.7	
C <sub>BY</sub>	1 Piece; 100 nF, 6.3V, X5R, 0201	GRM033R60J104KE19D (Murata)	С	100	nF

#### Note:

Table 2. Recommended Inductors

						nent Dimer	nsions
Manufacturer	Part#	L (nH)	DCR (mΩ Typ.)	I <sub>SAT</sub> <sup>(2)</sup>	L	w	н
Toko	DFE201612E-R33N	330	15	7.0	2.0	1.6	1.2
Toko	DFE201612E-R47N	470	21	6.1	2.0	1.6	1.2
Cyntek	PIFE20161B-R47MS-39	470	30	3.1	2.0	1.6	1.2
SEMCO	CIGT201610UMR47MNE	470	30	4.0	2.0	1.6	0.9
SEMCO	CIGT201210UMR47MNE	470	33	3.0	2.0	1.2	0.9

#### Note:

2. I<sub>SAT</sub> where the dc current drops the inductance by 30%.

<sup>1.</sup> C<sub>OUT</sub> Alternative and L1 Alternative can be used if not following reference design. C<sub>BY</sub> is recommended to reduce any high frequency component on VIN bus. C<sub>BY</sub> is optional and used to filter any high frequency component on VIN bus.

# **Pin Configuration**




Figure 2. Top View




Figure 3. Bottom View

## **Pin Definitions**

Pin #	Name	Description
D1	VSEL	<b>Voltage Select</b> . When this pin is LOW, $V_{OUT}$ is set by the VSEL0 register. When this pin is HIGH, $V_{OUT}$ is set by the VSEL1 register. Polarity of pin in conjunction with the MODE bits in the Control register 02h, will select Forced PWM or Auto PFM/PWM mode of operation. VSEL0=Auto PFM, and VSEL1=FPWM. The VSEL pin has an internal pull-down resistor (250k $\Omega$ ), which is only activated with a logic low.
D2	EN	<b>Enable</b> . The device is in Shutdown Mode when this pin is LOW. Device keeps register content when EN pin is LOW. The EN Pin has an internal pull-down resistor ( $250k\Omega$ ), which is only activated with a logic low.
E2	SCL	I <sup>2</sup> C Serial Clock
D3	SDA	I <sup>2</sup> C Serial Data
E3	VOUT	VOUT. Sense pin for V <sub>OUT</sub> . Connect to C <sub>OUT</sub> .
A3, B3, C2	PGND	<b>Power Ground</b> . The low-side MOSFET is referenced to this pin. $C_{\text{IN}}$ and $C_{\text{OUT}}$ should be returned with a minimal path to these pins.
C3, E1	AGND	<b>Analog Ground</b> . All signals are referenced to this pin. Avoid routing high dV/dt AC currents through this pin.
A1, B1, C1	VIN	Power Input Voltage. Connect to the input power source. Connect to C <sub>IN</sub> with minimal path.
A2, B2	SW	Switching Node. Connect to the inductor.

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Pai	rameter	Min.	Max.	Unit
	Voltage on CW/ V/IN Ding	IC Not Switching	-0.3	7.0	
\/	Voltage on SW, VIN Pins	IC Switching	-0.3	6.5	V
V <sub>IN</sub>	Voltage on EN Pin		-0.3	V <sub>IN</sub> <sup>(3)</sup>	v
	Voltage on All Other Pins	-0.3	V <sub>IN</sub> <sup>(3)</sup>		
V <sub>OUT</sub>	Voltage on VOUT Pin		-0.3	6.5	V
V <sub>INOV_SLEW</sub>	Maximum Slew Rate of V <sub>IN</sub> > 6.5 V,	PWM Switching		100	V/ms
ESD	Human Body Model, ANSI/ESDA/JE	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012		000	V
ESD	Charged Device Model per JESD22	-C101	10	000	v
TJ	Junction Temperature			+150	°C
T <sub>STG</sub>	Storage Temperature			+150	°C
$T_L$	Lead Soldering Temperature, 10 Seconds			+260	°C

#### Note:

3. Lesser of 7 V or V<sub>IN</sub>+0.3 V.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Тур.	Max.	Unit
$V_{IN}$	Supply Voltage Range	2.5		5.5	V
l <sub>out</sub>	Output Current	0		3.0	Α
T <sub>A</sub>	Operating Ambient Temperature	-40		+85	°C
TJ	Operating Junction Temperature	-40		+125	°C

# **Thermal Properties**

Symbol	Parameter	Min.	Тур.	Max.	Unit
$\theta_{JA}$	Junction-to-Ambient Thermal Resistance <sup>(4)</sup>		42		°C/W

#### Note:

4. Junction-to-ambient thermal resistance is a function of application and board layout. This data is simulated with four-layer 2s2p boards with vias in accordance to JESD51- JEDEC standard. Special attention must be paid not to exceed the junction temperature.

#### **Electrical Characteristics**

Minimum and maximum values are at  $V_{IN}$ =3.6 V,  $T_A$ =-40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$ =25°C,  $V_{IN}$ =3.6 V, and EN=HIGH. VouT = 1.15625 V.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Power Su	pplies		1		•	1
	Out and Out of	I <sub>LOAD</sub> =0		50		μΑ
ΙQ	Quiescent Current	I <sub>LOAD</sub> =0, MODE Bit=1 (Forced PWM)		15		mA
1	H/W Shutdown Supply Current	EN=GND		0.1	3.0	μΑ
I <sub>SD</sub>	S/W Shutdown Supply Current	EN=V <sub>IN</sub> , BUCK_ENx=0, 2.5 V ≤ V <sub>IN</sub> ≤ 5.5 V		2	12	μΑ
$V_{\text{UVLO}}$	Under-Voltage Lockout Threshold	V <sub>IN</sub> Rising		2.32	2.45	V
V <sub>UVHYST</sub>	Under-Voltage Lockout Hysteresis			350		mV
EN, VSEL	, SDA, SCL					
V <sub>IH</sub>	HIGH-Level Input Voltage	2.5 V ≤ V <sub>IN</sub> ≤ 5.5 V	1.1			V
$V_{IL}$	LOW-Level Input Voltage	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$			0.4	V
I <sub>IN</sub>	Input Bias Current	Input Tied to GND or VIN		0.01	1.00	μΑ
V <sub>OUT</sub> Regu	lation					
$V_{REG}$	V <sub>OUT</sub> DC Accuracy	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, \text{V}_{\text{OUT}}$ from Minimum to Maximum, $\text{I}_{\text{OUT}(\text{DC})}$ =0 to 3.0 A, Auto PFM/PWM	-2.5		2.5	%
-	,	$2.5~V \le V_{IN} \le 5.5~V,~V_{OUT}$ from Minimum to Maximum, $I_{OUT(DC)}$ =0 to 3.0 A, Forced PWM	-1.5		1.5	
$\frac{\Delta V_{OUT}}{\Delta I_{LOAD}}$	Load Regulation	I <sub>OUT(DC)</sub> =1 to 3 A		-0.01		%/A
$\frac{\Delta V_{OUT}}{\Delta V_{IN}}$	Line Regulation	$2.5 \text{ V} \le V_{IN} \le 5.5 \text{ V}, I_{OUT(DC)} = 1.5 \text{ A}$		0.01		%/V
$V_{TRSP}$	Transient Response	$I_{LOAD}$ Step 0.01 A $\Leftrightarrow$ 1.5 A, $t_r$ = $t_f$ =200 ns, $V_{OUT}$ =1.15625 V		±50		mV
Power Sw	itch / Protection					
I <sub>LIMPK</sub>	P-MOS Peak Current Limit		4.00	4.75	5.50	Α
T <sub>LIMIT</sub>	Thermal Shutdown			150		°C
T <sub>HYST</sub>	Thermal Shutdown Hysteresis			17		°C
\ /	Input OVP Shutdown	Rising Threshold		6.15		V
$V_{SDWN}$	Imput OVP Shutdown	Falling Threshold	5.50	5.73		] v
Frequenc	cy Control					
f <sub>SW</sub>	Oscillator Frequency		2.05	2.40	2.75	MHz
DAC						
	Resolution			7		Bits
	Differential Nonlinearity <sup>(5)</sup>				0.5	LSB
Soft-Star						•
t <sub>SS</sub>	Regulator Enable to Regulated V <sub>OUT</sub>	$R_{LOAD}$ > 5 Ω, $V_{OUT}$ =1.15625 V, From EN Rising Edge to 95% $V_{OUT}$		150		μs

#### Note:

5. Monotonicity assured by design.

# I<sup>2</sup>C Timing Specifications

Guaranteed by design.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Uni	
		Standard Mode			100		
		Fast Mode			400		
f <sub>SCL</sub>	SCL Clock Frequency	Fast Mode Plus			1000	kHz	
		High-Speed Mode, C <sub>B</sub> ≤100 pF			3400	İ	
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF			1700		
		Standard Mode		4.7			
$t_{BUF}$	Bus-Free Time between STOP and START Conditions	Fast Mode		1.3		μs	
	STAICT CONTUNIONS	Fast Mode Plus		0.5			
		Standard Mode		4		μs	
	START or REPEATED START	Fast Mode		600			
t <sub>HD;STA</sub>	Hold Time	Fast Mode Plus		260		ns	
		High-Speed Mode		160			
		Standard Mode		4.7			
		Fast Mode		1.3		μs	
$t_{LOW}$	SCL LOW Period	Fast Mode Plus		0.5			
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF		160			
	High-Speed Mode, C <sub>B</sub> ≤ 400 pF			320		ns	
		Standard Mode		4		μs	
t <sub>HIGH</sub>	SCL HIGH Period	Fast Mode		600			
		Fast Mode Plus		260			
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF		60		ns	
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF		120			
		Standard Mode		4.7		μs	
	DEDEATED OTABLO A T	Fast Mode		600			
t <sub>SU;STA</sub>	REPEATED START Setup Time	Fast Mode Plus		260		ns	
		High-Speed Mode		160			
		Standard Mode		250			
	D . O . T	Fast Mode		100			
t <sub>SU;DAT</sub>	Data Setup Time	Fast Mode Plus		50		ns	
		High-Speed Mode		10			
		Standard Mode	0		3.45	μs	
		Fast Mode	0		900		
t <sub>HD;DAT</sub>	Data Hold Time	Fast Mode Plus	0		450	<b>n</b> -	
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF	0		70	ns	
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF	0		150		
		Standard Mode	20+0	.1C <sub>B</sub>	1000		
		Fast Mode	20+0	.1C <sub>B</sub>	300		
$t_{RCL}$	SCL Rise Time	Fast Mode Plus	20+0	.1C <sub>B</sub>	120	ns	
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF		10	80		
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF		20	160	-	

Continued on the following page...

# $I^2 C \ Timing \ Specifications \ ({\sf Continued})$

Guaranteed by design.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
		Standard Mode	20+0	.1C <sub>B</sub>	300		
		Fast Mode	20+0	.1C <sub>B</sub>	300		
$t_{FCL}$	SCL Fall Time	Fast Mode Plus	20+0	.1C <sub>B</sub>	120	ns	
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF		10	40		
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF		20	80		
	Rise Time of SCL After a	High-Speed Mode, C <sub>B</sub> ≤ 100 pF		10	80		
t <sub>RCL1</sub>	REPEATED START Condition and After ACK Bit	High-Speed Mode, C <sub>B</sub> ≤ 400 pF		20	160	ns	
		Standard Mode	20+0	.1C <sub>B</sub>	1000		
	SDA Rise Time	Fast Mode	20+0.1C <sub>B</sub>		300		
$t_{RDA}$		Fast Mode Plus	20+0	.1C <sub>B</sub>	120	ns	
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF		10	80		
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF		20	160		
		Standard Mode	20+0	.1C <sub>B</sub>	300		
		Fast Mode	20+0	.1C <sub>B</sub>	300		
$t_{FDA}$	SDA Fall Time	Fast Mode Plus	20+0	.1C <sub>B</sub>	120	ns	
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF		10	80		
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF		20	160		
		Standard Mode		4		μs	
<b>t</b>	Stop Condition Setup Time	Fast Mode		600			
t <sub>su;sto</sub>	Stop Condition Setup Time	Fast Mode Plus		120		ns	
		High-Speed Mode		160			
Св	Capacitive Load for SDA and SCL				400	pF	

# **Timing Diagrams**





Figure 4. I<sup>2</sup>C Interface Timing for Fast Plus, Fast, and Slow Modes




Note A: First rising edge of SCLH after Repeated Start and after each ACK bit.

Figure 5. I<sup>2</sup>C Interface Timing for High-Speed Mode

## **Typical Characteristics**

Unless otherwise specified, Auto PFM/PWM Mode,  $V_{IN} = 3.6 \text{ V}$ ,  $V_{OUT} = 1.15625 \text{ V}$ , VSEL = EN =  $V_{IN}$ ,  $T_A = 25^{\circ}\text{C}$ ; circuit and components according to Figure 1 and Table 1. Efficiency test conditions;  $I_{LOAD}$ : 1 mA to 3 A, L = 330 nH, DFE201612E-R33N (Toko).  $C_{IN} = 4.7 \mu\text{F}$ , 0603, C1608X5R1A475K (TDK),  $C_{OUT} \times 2 = 2X47 \mu\text{F}$ , 0603, GRM188R60J476ME (Murata).







Figure 6. Efficiency vs. Load Current and Input Voltage,  $V_{OUT}$ =1.15625 V

Figure 7. Efficiency vs. Load Current and Temperature,  $V_{\text{IN}}$ =3.6 V,  $V_{\text{OUT}}$ =1.15625 V







Figure 8. Output Regulation vs. Load Current and Input Voltage, V<sub>OUT</sub>=1.15625 V

Figure 9. PWM Entry / Exit Level vs. Input Voltage, V<sub>OUT</sub>=1.15625 V







Figure 10. Output Ripple vs. Load Current, V<sub>IN</sub>=4.2 V and 3.6 V, V<sub>OUT</sub>=1.15625 V, Auto and Forced PWM

Figure 11. Frequency vs. Load Current, V<sub>IN</sub>=4.2 V and 3.6 V, V<sub>OUT</sub>=1.15625 V, Auto PWM

## **Typical Characteristics**

Unless otherwise specified, Auto PFM/PWM Mode,  $V_{IN} = 3.6 \text{ V}$ ,  $V_{OUT} = 1.15625 \text{ V}$ , VSEL = EN =  $V_{IN}$ ,  $T_A = 25^{\circ}\text{C}$ ; circuit and components according to Figure 1 and Table 1. Efficiency test conditions;  $I_{LOAD}$ : 1 mA to 3 A, L = 330 nH, DFE201612E-R33N (Toko).  $C_{IN} = 4.7 \mu\text{F}$ , 0603, C1608X5R1A475K (TDK),  $C_{OUT} \times 2 = 2X47 \mu\text{F}$ , 0603, GRM188R60J476ME (Murata).






Figure 12. Quiescent Current vs. Input Voltage and Temperature, Auto Mode, V<sub>OUT</sub>=1.15625 V

Figure 13. Shutdown Current vs. Input Voltage and Temperature




Figure 14. Line Transient, 3.6-4.2  $V_{IN}$ , 1.15625  $V_{OUT}$ , 10  $\mu s$  Edge at 1 A Load

Figure 15. Load Transient, 3.6  $V_{\text{IN}}$ , 1.15625  $V_{\text{OUT}}$ , 0.01-1.5 A, 120 ns Edge




Figure 16. Load Transient, 3.6  $V_{\text{IN}}$ , 1.15625  $V_{\text{OUT}}$ , 1.5-3 A, 120 ns Edge

Figure 17. Startup, 5  $\Omega$  Load,  $V_{OUT}$ =1.15625 V,  $V_{IN}$ =3.6 V

## **Operation Description**

The FAN53526 is a step-down switching voltage regulator that delivers a programmable output voltage from an input voltage supply of 2.5 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53526 is capable of delivering 3.0 A at over 80% efficiency. The regulator operates at a nominal frequency of 2.4 MHz at full load, which reduces the value of the external components to 330 nH or 470 nH for the output inductor and 44  $\mu$ F for the output capacitor. High efficiency is maintained at light load with single-pulse PFM.

An I<sup>2</sup>C-compatible interface allows transfers up to 3.4 Mbps. This communication interface can be used to:

- Dynamically re-program the output voltage in 6.25 mV increments;
- Reprogram the mode to enable or disable PFM;
- Control voltage transition slew rate; or
- Enable / disable the regulator.

#### **Control Scheme**

The FAN53526 uses a proprietary non-linear, fixed-frequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN53526 operates in Discontinuous Current Mode (DCM) single-pulse PFM, which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is relatively seamless, providing a smooth transition between DCM and CCM Modes.

PFM can be disabled by programming the MODE bits in the CONTROL register in combination with the state of the VSEL pin. See table in the Control Register, 02h.

#### **Enable and Soft-Start**

When the EN pin is LOW; the IC is shut down, all internal circuits are off, and the part draws very little current. In this state, I $^2$ C can be written to or read from as long as input voltage is above the UVLO. The registers keep the content when the EN pin is LOW. The registers are reset to default values during a Power On Reset (POR). When the OUTPUT\_DISCHARGE bit in the Control register is enabled (logic HIGH) and the EN pin is LOW or the BUCK\_ENx bit is LOW, an 11  $\Omega$  load is connected from VOUT to GND to discharge the output capacitors.

Raising EN while the BUCK\_ENx bit is HIGH activates the part and begins the soft-start cycle. During soft-start, the modulator's internal reference is ramped slowly to minimize surge currents on the input and prevent overshoot of the output voltage. Synchronous rectification is inhibited, allowing the IC to start into a pre-charged capacitive load.

If large values of output capacitance are used, the regulator may fail to start. The maximum  $C_{\text{OUT}}$  capacitance for starting with a heavy constant-current load is approximately:

$$C_{\text{OUTMAX}} \approx \left(I_{\text{LIMPK}} - I_{\text{LOAD}}\right) \bullet \frac{320\mu}{V_{\text{OUT}}} \tag{1}$$

where  $C_{\text{OUTMAX}}$  is expressed in  $\mu\text{F}$  and  $I_{\text{LOAD}}$  is the load current during soft-start, expressed in A.

If the regulator is at its current limit for 16 consecutive current limit cycles, the regulator shuts down and enters tri-state before reattempting soft-start 1700 µs later. This limits the duty cycle of full output current during soft-start to prevent excessive heating.

The IC allows for software enable of the regulator, when EN is HIGH, through the BUCK\_EN bits. BUCK\_EN0 and BUCK\_EN1 are both initialized HIGH. These options start after a POR, regardless of the state of the VSEL pin.

Table 3. Hardware and Software Enable

F	Pins	Bľ	BITS		
EN	VSEL	BUCK_EN0	BUCK_EN1	Output	Mode
0	Х	Х	Х	OFF	Shutdown
1	0	0	Х	OFF	Shutdown
1	0	1	Х	ON	Auto
1	1	Х	0	OFF	Shutdown
1	1	Х	1	ON	FPWM

# VSEL Pin and I<sup>2</sup>C Programming Output Voltage

The output voltage is set by the NSELx control bits in VSEL0 and VSEL1 registers. The output is given as:

$$V_{OUT} = 0.600V + NSELx \cdot 6.25mV$$
 (2)

For example, if NSEL =1010000 (80 decimal), then  $V_{OUT} = 0.600 + 0.5 = 1.100 \text{ V}$ .

Output voltage can also be controlled by toggling the VSEL pin LOW or HIGH. VSEL LOW corresponds to VSEL0 and VSEL HIGH corresponds to VSEL1. Upon POR, VSEL0 and VSEL1 are reset to their default voltages, as shown in Table 7

#### **Transition Slew Rate Limiting**

When transitioning from a low to high voltage, the IC can be programmed for one of eight possible slew rates using the SLEW bits in the Control register, as shown in Table 4.

Table 4. Transition Slew Rate

Decimal	Bin	Slew Rate		
0	000	64.00	mV/μs	
1	001	32.00	mV/μs	
2	010	16.00	mV/μs	
3	011	8.00	mV/μs	
4	100	4.00	mV/μs	
5	101	2.00	mV/μs	
6	110	1.00	mV/μs	
7	111	0.50	mV/μs	

Transitions from high to low voltage rely on the output load to discharge  $V_{\text{OUT}}$  to the new set point. Once the high-to-low transition begins, the IC stops switching until  $V_{\text{OUT}}$  has reached the new set point.

# **Under-Voltage Lockout (UVLO)**

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises HIGH enough to properly operate. This ensures proper operation of the regulator during startup or shutdown.

## **Input Over-Voltage Protection (OVP)**

When  $V_{\text{IN}}$  exceeds  $V_{\text{SDWN}}$  (~ 6.2 V), the IC stops switching to protect the circuitry from internal spikes above 6.5 V. An internal filter prevents the circuit from shutting down due to noise spikes.

#### **Current Limiting**

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. 16 consecutive current limit cycles in current limit, cause the regulator to shut down and stay off for about 1700 us before attempting a restart.

#### **Thermal Shutdown**

When the die temperature increases, due to a high load condition and/or high ambient temperature, the output switching is disabled until the die temperature falls sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 17°C hysteresis.

#### **Monitor Register (Reg05)**

The Monitor register indicates of the regulation state of the IC. If the IC is enabled and is regulating, its value is (1000 0001).

#### I<sup>2</sup>C Interface

The serial interface is compatible with Standard, Fast, Fast Plus, and HS Mode I<sup>2</sup>C Bus® specifications. The SCL line is an input and its SDA line is a bi-directional open-drain output; it can only pull down the bus when active. The SDA line only

pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

#### I<sup>2</sup>C Slave Address

In hex notation, the slave address assumes a 0 LS Bit. The hex slave address is C0.

Table 5. I<sup>2</sup>C Slave Address

Hex	Bits							
	7	6	5	4	3	2	1	0
C0	1	1	0	0	0	0	0	R/W

Other slave addresses can be assigned. Contact a Fairchild Semiconductor representative.

#### **Bus Timing**

As shown in Figure 18 data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow sufficient time for the data to set up before the next SCL rising edge.






Figure 18. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 19.



A transaction ends with a STOP condition, defined as SDA transitioning from 0 to 1 with SCL high, as shown in Figure 20.



During a read from the FAN53526, the master issues a REPEATED START after sending the register address and before resending the slave address. The REPEATED START is a 1 to 0 transition on SDA while SCL is HIGH, as shown in Figure 21.




Figure 21. REPEATED START Timing

## High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) Modes are identical; except the bus speed for HS Mode is 3.4 MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a START condition (Figure 19). The master code is sent in Fast or Fast-Plus Mode (less than 1 MHz clock); slaves do not ACK this transmission.

The master generates a REPEATED START condition (Figure 21) that causes all slaves on the bus to switch to HS Mode. The master then sends I<sup>2</sup>C packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a STOP bit (Figure 20) is sent by the master. While in HS Mode, packets are separated by REPEATED START conditions (Figure 21).

#### **Read and Write Transactions**

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet, defined as Master Drives Bus and Slave Drives Bus.

All addresses and data are MSB first.

Table 6. I<sup>2</sup>C Bit Definitions for Figure 22 and Figure 23

	<del>,                                     </del>			
Symbol	Definition			
S	START, see Figure 19			
Р	STOP, see Figure 20			
R	REPEATED START, see Figure 21			
А	ACK. The slave drives SDA to 0 to acknowledge the preceding packet.			
Ā	NACK. The slave sends a 1 to NACK the preceding packet.			




Figure 22. Write Transaction




Figure 23. Write Transaction Followed by a Read Transaction

# **Register Description**

Table 7. Register Map

Hex Address	Name	Function	Binary	Hex
00	VSEL0	Controls V <sub>OUT</sub> settings when VSEL pin = LOW	1XXXXXXX	XX
01	VSEL1	Controls V <sub>OUT</sub> settings when VSEL pin = HIGH	1XXXXXXX	XX
02	CONTROL	Determines whether $V_{\text{OUT}}$ output discharge is enabled and also the slew rate of positive transitions	10000010	82
03	ID1	Read-only register identifies vendor and chip type	10000001	81
04	ID2	Read-only register identifies die revision	00001000	08
05	MONITOR	Indicates device status	00000000	00

# **Bit Definitions**

The following table defines the operation of each register bit. Bold indicates power-on default values.

Bit	Name	Туре	Value	Description						
VSEL0 Register Address: 00										
7	BUCK_EN0	R/W	1	Software buck enable. When EN pin is LOW, the regulator is off. When EN pin is HIGH, BUCK_EN bit takes precedent.						
6:0	NSEL0	R/W	XXX XXXX	Sets V <sub>OUT</sub> value from	m 0.600 to 1.3937	5 V (see Eq. (2)).				
VSE	L1				Register Address: 01					
7	BUCK_EN1	R/W	1	Software buck enable. When EN pin is LOW, the regulator is off. When EN pin is HIGH, BUCK_EN bit takes precedent.						
6:0	NSEL1	R/W	XXX XXXX	Sets V <sub>OUT</sub> value from	m 0.600 to 1.3937	5 V (see Eq. (2)).				
CON	ITROL			•	Register A	ddress: 02				
	OUTPUT_		0	When the regulator is disabled, V <sub>OUT</sub> is not discharged.						
7	DISCHARGE	R/W	1	When the regulator is disabled, V <sub>OUT</sub> discharges through an intern down.			n internal pull-			
6:4	SLEW	R/W	<b>000</b> –111	Sets the slew rate for positive voltage transitions (see Table 4).						
3	Reserved		0	Always reads back 0.						
2	RESET	R/W	0	Setting to 1 resets all registers to default values. Always reads back 0.						
1:0 MODE	DM.			In combination with the VSEL pin, these two bits set the operation of the buck to be either in Auto-PFM/PWM Mode during light load or Forced PWM mode. See table below.  Mode of Operation						
		10	VSEL Pin	Binary	Operation					
	R/W	10	Low	X0	Auto PFM/PWM					
						Low	X1	Forced PWM		
					High	0X	Auto PFM/PWM			
							High	1X	Forced PWM	
ID1			1	Register Address: 03						
7:5	VENDOR	R	100	Signifies Fairchild as the IC vendor.						
4	Reserved	R	0	Always reads back 0.						
3:0	DIE_ID	R	0001	DIE ID - FAN53525/6.						
ID2 Register Address: 04										
7:4	Reserved	R	0000	Always reads back 0000.						
3:0	DIE_REV	R	1000	FAN53526 Die Revision						

# Bit Definitions (Continued)

The following table defines the operation of each register bit. Bold indicates power-on default values.

Bit	Name	Туре	Value	Description		
MONITOR Register Address: 05						
7	PGOOD	R	0	1: Buck is enabled and soft-start is completed.		
6	UVLO	R	0	1: Signifies the VIN is less than the UVLO threshold.		
5	OVP	R	0	1: Signifies the VIN is greater than the OVP threshold.		
4	POS	R	0	1: Signifies a positive voltage transition is in progress and the output voltage has not yet reached its new setpoint. This bit is also set during IC soft-start.		
3	NEG	R	1: Signifies a negative voltage transition is in progress and the output voltage has not yet reached its new setpoint.			
2	RESET_STAT	R	1: Indicates that a register reset was performed. This bit is cleared register 5 is read.			
1	ОТ	R	1: Signifies the thermal shutdown is active.			
0	BUCK_STATUS	R	0	1: Buck enabled; 0: buck disabled.		

# **Application Information**

#### **Selecting the Inductor**

The output inductor must meet both the required inductance and the energy-handling capability of the application. The inductor value affects the average current limit, the output voltage ripple, and the efficiency.

The ripple current ( $\Delta I$ ) of the regulator is:

$$\Delta I \approx \frac{V_{OUT}}{V_{IN}} \bullet \left( \frac{V_{IN} - V_{OUT}}{L \bullet f_{SW}} \right)$$
 (3)

The maximum average load current,  $I_{MAX(LOAD)}$ , is related to the peak current limit,  $I_{LIM(PK)}$ , by the ripple current such that:

$$I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}$$
 (4)

The FAN53526 is optimized for operation with L=330 nH, but is stable with inductances up to 1.0  $\mu$ H (nominal). The inductor should be rated to maintain at least 80% of its value at I<sub>LIM(PK)</sub>. Failure to do so decreases the amount of DC current the IC can deliver.

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but since  $\Delta l$  increases, the RMS current increases, as do core and skin-effect losses:

$$I_{RMS} = \sqrt{I_{OUT(DC)}^2 + \frac{\Delta I^2}{12}}$$
 (5)

The increased RMS current produces higher losses through the R<sub>DS(ON)</sub> of the IC MOSFETs and the inductor ESR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

Table 8. Effects of Inductor Value (from 330 nH Recommended) on Regulator Performance

I <sub>MAX(LOAD)</sub>	$\Delta  extsf{V}_{OUT}$ (Eq.(7))	Transient Response
Increase	Decrease	Degraded

#### Inductor Current Rating

The current-limit circuit can allow substantial peak currents to flow through L1 under worst-case conditions. If it is possible for the load to draw such currents, the inductor should be capable of sustaining the current or failing in a safe manner.

For space-constrained applications, a lower current rating for L1 can be used. The FAN53526 may still protect these inductors in the event of a short circuit, but may not be able to protect the inductor from failure if the load is able to draw higher currents than the DC rating of the inductor. Refer to Table 2 for the recommended inductors.

#### **Output Capacitor and Vout Ripple**

If space is at a premium, 0603 capacitors may be used.

Increasing  $C_{OUT}$  has negligible effect on loop stability and can be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple,  $\Delta V_{OUT}$ , is calculated by:

$$\Delta V_{OUT} = \Delta I_{L} \left[ \frac{f_{SW} \cdot C_{OUT} \cdot ESR^{2}}{2 \cdot D \cdot (1 - D)} + \frac{1}{8 \cdot f_{SW} \cdot C_{OUT}} \right]$$
 (6)

where C<sub>OUT</sub> is the effective output capacitance.

The capacitance of  $C_{\text{OUT}}$  decreases at higher output voltages, which results in higher  $\Delta V_{\text{OUT}}$ . Equation (6) is only valid for CCM operation, which occurs in PWM Mode.

The FAN53526 can be used with either 2 x 22  $\mu$ F (0603) or 2 x 47  $\mu$ F (0603) output capacitor configuration. If a tighter ripple and transient specification is need from the FAN53526, then the 2 x 47  $\mu$ F is recommended.

The lowest  $\Delta V_{OUT}$  is obtained when the IC is in PWM Mode and, therefore, operating at 2.4 MHz. In PFM Mode,  $f_{SW}$  is reduced, causing  $\Delta V_{OUT}$  to increase.

#### **ESL Effects**

The Equivalent Series Inductance (ESL) of the output capacitor network should be kept low to minimize the square-wave component of output ripple that results from the division ratio  $C_{\text{OUT}}$  ESL and the output inductor ( $L_{\text{OUT}}$ ). The square-wave component due to the ESL can be estimated as:

$$\Delta V_{OUT(SQ)} \approx V_{IN} \bullet \frac{ESL_{COUT}}{L1}$$
 (7)

A good practice to minimize this ripple is to use multiple output capacitors to achieve the desired  $C_{\text{OUT}}$  value. For example, to obtain  $C_{\text{OUT}}\text{=}20~\mu\text{F}$ , a single 22  $\mu\text{F}$  0805 would produce twice the square wave ripple as two x 10  $\mu\text{F}$  0805.

To minimize ESL, try to use capacitors with the lowest ratio of length to width. 0805 s have lower ESL than 1206 s. If low output ripple is a chief concern, some vendors produce 0508 capacitors with ultra-low ESL. Placing additional small-value capacitors near the load also reduces the high-frequency ripple components.

#### **Input Capacitor**

The ceramic input capacitors should be placed as close as possible between the VIN and PGND pins to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between CIN and the power source lead to reduce under-damped ringing that can occur between the inductance of the power source leads and  $C_{\text{IN}}$ .

The effective  $C_{\text{IN}}$  capacitance value decreases as  $V_{\text{IN}}$  increases due to DC bias effects. This has no significant impact on regulator performance.

#### **Thermal Considerations**

Heat is removed from the IC through the solder bumps to the PCB copper. The junction-to-ambient thermal resistance  $(\theta_{JA})$  is largely a function of the PCB layout (size, copper weight, and trace width) and the temperature rise from junction to ambient  $(\Delta T)$ .

For the FAN53526,  $\theta_{JA}$  is 42°C/W when mounted on its four-layer with vias evaluation board in still air with 2 oz. outer layer copper weight and 1 oz. inner layer.

For long-term reliable operation, the junction temperature (T<sub>J</sub>) should be maintained below 125°C.

To calculate maximum operating temperature (<125°C) for a specific application:

- 1. Use efficiency graphs to determine efficiency for the desired  $V_{\text{IN}}$ ,  $V_{\text{OUT}}$ , and load conditions.
- 2. Calculate total power dissipation using:

$$P_{T} = V_{OUT} \times I_{LOAD} \times \left(\frac{1}{\eta} - 1\right)$$
 (8)

where  $\eta$  is efficiency from Figure 6 through Figure 7

Estimate inductor copper losses using:

$$P_{L} = I_{LOAD}^{2} \times DCR_{L}$$
(9)

4. Determine IC losses by removing inductor losses (step 3) from total dissipation:

$$P_{\rm IC} = P_{\rm T} - P_{\rm L} \tag{10}$$

5. Determine device operating temperature:

$$\Delta T = P_{I\!C} \times \Theta_{J\!A} \qquad T_{I\!C} = T_{A} + \Delta T \qquad \qquad (11)$$
 and

Note that the  $R_{DS(ON)}$  of the power MOSFETs increases linearly with temperature at about 1.4%/°C. This causes the efficiency ( $\eta$ ) to degrade with increasing die temperature.

## **Layout Recommendations**

- The input capacitor (C<sub>IN</sub>) should be connected as close as possible to the VIN and GND pins. Connect to VIN and GND using only top metal.
   Do not route through vias (see Figure 25).
- Place the inductor (L) as close as possible to the IC. Use short wide traces for the main current paths.
- An output capacitor (C<sub>OUT</sub>) should be as close as possible to the IC. Connection to GND should only be on top metal. Feedback signal connection to VOUT should be routed away from noisy components and traces (e.g. SW line) (see Figure 27).




Figure 24. Guidance for Layer 1




Figure 25. Layer 2




Figure 26. Layer 3





Figure 27. Layer 4




3. Maximum trace resistance between the inductor and the load should not exceed  $30m\Omega$ . For a 20mils wide PCB trace with 0.5mils thickness using 2oz. copper, a length of 0.5 inches gives a resistance of  $24.3m\Omega$ .


Figure 28. Remote Sensing Schematic

The table below pertains to the MOD drawing on the following page.


# **Product-Specific Dimensions**


D	E	X	Υ
2.015 ±0.03 mm	1.310 ±0.03 mm	0.255 mm	0.2075 mm






# RECOMMENDED LAND PATTERN (NSMD TYPE)





SIDE VIEWS



**BOTTOM VIEW** 

#### **NOTES**

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER A SME Y14.5 - 2009.
- <u>D.</u> DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
  - E. PACKAGE NOMINAL HEIGHT IS

    586 ± 39 MICRONS (547-625 MICRONS).

    FOR DIMENSIONS D.E.X. AND Y.SEE

F. FOR DIMENSIONS D,E,X, AND Y SEE PRODUCT DATASHEET.

G. DRAWING FILNAME: MKT-UC015AB Rev1





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{lll} \mathsf{AccuPower^{\mathsf{TM}}} & \mathsf{F-PFS^{\mathsf{TM}}} \\ \mathsf{AttitudeEngine^{\mathsf{TM}}} & \mathsf{FRFET}^{\texttt{®}} \end{array}$ 

Awinda<sup>®</sup> Global Power Resource SM

AX-CAP®\* Green Bridge™
BitSiC™ Green FPS™
Build it Now™ Green FPS™ e-Series™

Current Transfer Logic™ Making Small Speakers Sound Louder

DEUXPEED® and Better™

Dual Cool™ MegaBuck™

EcoSPARK® MICROCOUPLER™

EfficientMax™ MicroFET™

EfficientMax™ MicroFET™
ESBC™ MicroPak™
MicroPak™
MicroPak2™
Fairchild® MillerDrive™
MotionMax™
Fairchild Semiconductor®

Farchild Semiconductor

FACT Quiet Series™
FACT®

FastvCore™
FETBench™
FPS™

MotionGrid®
MTI®
MTX®
MVN®
FETBench™
MVN®
FPS™

OptoHiT™
OPTOLOGIC®

OPTOPLANAR®

Power Supply WebDesigner™ PowerTrench®

PowerXS™

Programmable Active Droop™ OFFT®

QS™ Quiet Series™ RapidConfigure™

T TM

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™
Sync-Lock™

SYSTEM GENERAL®'
TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyPWM™
TranSiC™
TriFault Detect™
TRUECURRENT®\*\*
uSerDes™

SerDes"
UHC<sup>®</sup>
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™
XS™
XS™

仙童®

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <a href="http://www.fairchildsemi.com">http://www.fairchildsemi.com</a>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

#### **ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 177

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Fairchild Semiconductor:

FAN53526UC128X FAN53526UC89X FAN53526UC106X FAN53526UC84X FAN53526UC100X