

July 2014

## FDMA1023PZ

## **Dual P-Channel PowerTrench® MOSFET**

-20V, -3.7A, 72mΩ

#### **Features**


- Max  $r_{DS(on)}$  = 72m $\Omega$  at  $V_{GS}$  = -4.5V,  $I_D$  = -3.7A
- Max  $r_{DS(on)} = 95m\Omega$  at  $V_{GS} = -2.5V$ ,  $I_D = -3.2A$
- Max  $r_{DS(on)} = 130 \text{m}\Omega$  at  $V_{GS} = -1.8 \text{V}$ ,  $I_D = -2.0 \text{A}$
- Max  $r_{DS(on)}$  = 195m $\Omega$  at  $V_{GS}$  = -1.5V,  $I_D$  = -1.0A
- Low profile 0.8 mm maximum in the new package MicroFET 2x2 mm
- HBM ESD protection level > 2kV typical (Note 3)
- RoHS Compliant
- Free from halogenated compounds and antimony oxides




## **General Description**

This device is designed specifically as a single package solution for the battery charge switch in cellular handset and other ultra-portable applications. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses. When connected in the typical common source configuration, bi-directional current flow is possible.

The MicroFET 2X2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications.





## MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage		-20	V
V <sub>GS</sub>	Gate to Source Voltage		±8	V
1	Drain Current -Continuous	(Note 1a)	-3.7	
ID.	-Pulsed		-6	- A
D	Power Dissipation	(Note 1a)	1.5	w
$P_D$		(Note 1b)	0.7	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance for Single Operation, Junction to Ambient	(Note 1a)	86	
$R_{\theta JA}$	Thermal Resistance for Single Operation, Junction to Ambient	(Note 1b)	173	°C/W
$R_{\theta JA}$	Thermal Resistance for Dual Operation, Junction to Ambient	(Note 1c)	69	] C/VV
$R_{\theta JA}$	Thermal Resistance for Dual Operation, Junction to Ambient	(Note 1d)	151	

#### **Package Marking and Ordering Information**

Device Marl	king De	evice Pack	age Reel Si	ze Tape Widtl	h Quantity
023	FDMA	A1023PZ MicroFE	T 2X2 7"	8mm	3000 units

## **Electrical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units		
Off Characteristics								
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-20			V		
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250\mu\text{A}$ , referenced to 25°C		-11		mV/°C		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16V, \ V_{GS} = 0V$			-1	μА		
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 8V$ , $V_{DS} = 0V$			±10	μА		

### On Characteristics

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-0.4	-0.7	-1.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250\mu A$ , referenced to 25°C		2.5		mV/°C
	$V_{GS} = -4.5V, I_D = -3.7A$		60	72		
	r <sub>DS(on)</sub> Static Drain to Source On-Resistance	$V_{GS} = -2.5V$ , $I_D = -3.2A$		75	95	
r <sub>DS(on)</sub>		$V_{GS} = -1.8V$ , $I_D = -2.0A$		100	130	mΩ
		$V_{GS} = -1.5V, I_D = -1.0A$		130	195	
		$V_{GS} = -4.5V$ , $I_D = -3.7A$ , $T_J = 125$ °C		81	91	
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5V, I_{D} = -3.7A$		12		S

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V - 10V V - 0V	490	655	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = -10V, V <sub>GS</sub> = 0V, f = 1MHz	100	135	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 111112	90	135	pF

## **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		9	18	ns
t <sub>r</sub>	Rise Time	$V_{DD}$ = -10V, $I_{D}$ = -1A $V_{GS}$ = -4.5V, $R_{GEN}$ = 6Ω	12	22	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	V <sub>GS</sub> 4.5V, R <sub>GEN</sub> - 602	64	103	ns
t <sub>f</sub>	Fall Time		37	60	ns
$Q_{g(TOT)}$	Total Gate Charge	$V_{DD} = -10V, I_D = -3.7A$	8.6	12	nC
$Q_{gs}$	Gate to Source Gate Charge	$V_{DD} = -10V, I_{D} = -3.7A$ $V_{GS} = -4.5V$	0.7		nC
$Q_{gd}$	Gate to Drain "Miller" Charge		2.0		nC

### **Drain-Source Diode Characteristics**


I <sub>S</sub>	Maximum Continuous Source-Drain Diode Forward Current				-1.1	Α
$V_{SD}$	Source to Drain Diode Forward Voltage $V_{GS} = 0V$ , $I_S = -1.1A$ (Note 2)			-0.8	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	dt = 100 A /a		32	48	ns
Q <sub>rr</sub>	Reverse Recovery Charge	$I_F = -3.7A$ , di/dt = 100A/ $\mu$ s		15	23	nC

#### Notes:

- 1: R<sub>0JA</sub> is determined with the device mounted on a 1 in<sup>2</sup> oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0JC</sub>is guaranteed by design while R<sub>0JA</sub> is determined by the user's board design.

  (a) R<sub>0JA</sub> = 86°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB. For single operation.

  - (b)  $R_{\theta JA}$  = 173°C/W when mounted on a minimum pad of 2 oz copper. For single operation.
  - (c)  $R_{\theta JA} = 69^{o}$ C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB, For dual operation.
  - (d)  $R_{\theta JA}$  = 151°C/W when mounted on a minimum pad of 2 oz copper. For dual operation.



- 2: Pulse Test : Pulse Width < 300us, Duty Cycle < 2.0%
- 3: The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

### Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

## Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Forward Bias Safe Operating Area




Figure 8. Capacitance Characteristics




Figure 10. Single Pulse Maximum Power Dissipation








Figure 11. Transient Thermal Response Curve

## **Dimensional Outline and Pad Layout**









#### NOTES:

- A. CONFORM TO JADEC REGISTRATIONS MO-229, VARIATION VCCC, EXCEPT WHERE NOTED.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-UMLP16Erev4
- F. NON-JEDEC DUAL DAP



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/package/packageDetails.html?id=PN\_MLDEB-X06





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

(1)<sub>®</sub>

AccuPower<sup>TM</sup>
AX-CAP<sup>®\*</sup>
BitSiC<sup>TM</sup>
Build it Now<sup>TM</sup>
CorePLUS<sup>TM</sup>
CorePOWER<sup>TM</sup>
CROSSVOLT<sup>TM</sup>

CTL™
Current Transfer Logic™
DEUXPEED®
Dual Cool™
EcoSPARK®
EfficentMax™
ESBC™

Fairchild<sup>®</sup>
Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series<sup>™</sup>
FACT<sup>®</sup>
FAST<sup>®</sup>
FastvCore<sup>™</sup>
FETBench<sup>™</sup>
FPSI<sup>™</sup>

F-PFS™ FRFET®

Global Power Resource<sup>SM</sup> GreenBridge<sup>™</sup>

Green FPS™ Green FPS™ e-Series™

Gmax<sup>TM</sup> GTO<sup>TM</sup> IntelliMAX<sup>TM</sup> ISOPLANAR<sup>TM</sup>

Marking Small Speakers Sound Louder

and Better™ MegaBuck™

MICROCOUPLER™ MicroFET™ MicroPak™

MicroPak2™ MillerDrive™ MotionMax™ mWSaver® OptoHiT™ OPTOLOGIC® OPTOPLANAR® PowerTrench®
PowerXS™
Programmable Active Droop™
QFET®

QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™ SPM®

STEALTHTM SuperFET® SuperSOTTM-3 SuperSOTTM-6 SuperSOTTM-8

SupreMOS<sup>®</sup>
SyncFET<sup>™</sup>
Sync-Lock<sup>™</sup>

SYSTEM ®\*

GENERAL

Tipu/Baset®

TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TranSiC™

TriFault Detect™
TRUECURRENT®\*
µSerDes™

Ser Des

UHC<sup>®</sup>
Ultra FRFET<sup>TM</sup>
UniFET<sup>TM</sup>
VCX<sup>TM</sup>
VisualMax<sup>TM</sup>
VoltagePlus<sup>TM</sup>
XS<sup>TM</sup> **仙童** TM

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN. WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are
  intended for surgical implant into the body or (b) support or sustain life,
  and (c) whose failure to perform when properly used in accordance with
  instructions for use provided in the labeling, can be reasonably
  expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers by either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

## PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 168

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

FDMA1023PZ