

June 2009

### FDMA6023PZT

# Dual P-Channel PowerTrench® MOSFET -20 V, -3.6 A, 60 m $\Omega$

#### **Features**

- Max  $r_{DS(on)}$  = 60 m $\Omega$  at  $V_{GS}$  = -4.5 V,  $I_D$  = -3.6 A
- Max  $r_{DS(on)}$  = 80 m $\Omega$  at  $V_{GS}$  = -2.5 V,  $I_D$  = -3.0 A
- Max  $r_{DS(on)}$  = 110 m $\Omega$  at  $V_{GS}$  = -1.8 V,  $I_D$  = -2.0 A
- Max  $r_{DS(on)} = 170 \text{ m}\Omega$  at  $V_{GS} = -1.5 \text{ V}$ ,  $I_D = -1.0 \text{ A}$
- Low Profile-0.55 mm maximum in the new package MicroFET 2x2 mm Thin
- HBM ESD protection level > 2.4 kV typical (Note 3)
- RoHS Compliant
- Free from halogenated compounds and antimony oxides




#### **General Description**


This device is designed specifically as a single package solution for the battery charge switch in cellular handset and other ultraportable applications. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses. When connected in the typical common source configuration, bi-directional current flow is possible.

The MicroFET 2X2 Thin package offers exceptional thermal performance for it's physical size and is well suited to linear mode applications.

#### **Applications**

- Battery protection
- Battery management
- Load switch





MicroFET 2x2

### MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

Symbol	Parar	neter		Ratings	Units
$V_{DS}$	Drain to Source Voltage			-20	V
$V_{GS}$	Gate to Source Voltage			±8	V
I <sub>D</sub>	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	-3.6	۸
	-Pulsed			-15	_ A
Б	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	1.4	w
$P_{D}$	Power Dissipation	wer Dissipation $T_A = 25 ^{\circ}\text{C}$ (Note 1b)		0.7	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Tempe	rature Range		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance for Single Operation, Junction to Ambient	(Note 1a)	86	
$R_{\theta JA}$	Thermal Resistance for Single Operation, Junction to Ambient	(Note 1b)	173	°C/W
$R_{\theta JA}$	Thermal Resistance for Dual Operation, Junction to Ambient	(Note 1c)	69	C/VV
$R_{\theta JA}$	Thermal Resistance for Dual Operation, Junction to Ambient	(Note 1d)	151	

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
623	FDMA6023PZT	MicroFET 2X2 Thin	7 "	8mm	3000 units

### **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-20			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 μA, referenced to 25 °C		-12		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -16 V, V <sub>GS</sub> = 0 V			-1	μΑ
$I_{GSS}$	Gate to Source Leakage Current	$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ

#### On Characteristics

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-0.4	-0.5	-1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25 °C		-2.7		mV/°C
r <sub>DS(on)</sub> Drain to Source On Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -3.6 \text{ A}$		40	60		
	Drain to Source On Resistance	$V_{GS} = -2.5 \text{ V}, I_D = -3.0 \text{ A}$		49	80	mΩ
		$V_{GS} = -1.8 \text{ V}, I_D = -2.0 \text{ A}$		60	110	
		$V_{GS} = -1.5 \text{ V}, I_D = -1.0 \text{ A}$		70	170	11122
		$V_{GS} = -4.5 \text{ V}, I_D = -3.6 \text{ A},$ $T_J = 125 ^{\circ}\text{C}$		58	72	
9 <sub>FS</sub>	Forward Transconductance	$V_{DD} = -5 \text{ V}, I_{D} = -3.6 \text{ A}$		15		S

### **Dynamic Characteristics**

C	C <sub>iss</sub>	Input Capacitance	V 40.V V 0.V	665	885	pF
C	Coss	Output Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz	115	155	pF
(	C <sub>rss</sub>	Reverse Transfer Capacitance	1 – 1 1011 12	100	150	pF

### **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		13	23	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = -10 V, I <sub>D</sub> = -3.6 A,	11	20	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$	75	120	ns
t <sub>f</sub>	Fall Time		47	75	ns
$Q_g$	Total Gate Charge	$V_{GS} = 0 \text{ V to } -4.5 \text{ V}$ $V_{DD} = -10 \text{ V},$	12	17	nC
Q <sub>gs</sub>	Gate to Source Charge	$V_{DD} = -10 \text{ V},$ $I_{D} = -3.6 \text{ A}$	1.4		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	ID = -0.0 A	5.2		nC

### **Drain-Source Diode Characteristics**

I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current			-1.1	Α
$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -1.1 \text{ A}$ (Note 2)	-0.7	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = -3.6 A, di/dt = 100 A/μs	33	53	ns
Q <sub>rr</sub>	Reverse Recovery Charge	T <sub>F</sub> = -3.6 A, α//αt = 100 A/μs	15	27	nC


### Electrical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted

#### Notes


- 1.  $R_{\theta,JA}$  is determined with the device mounted on a 1 in<sup>2</sup> oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta,JA}$  is determined by the user's board design.
  - (a)  $R_{\theta JA}$ = 86 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper, 1.5 " x 1.5 " x 0.062 " thick PCB. For single operation.
  - (b)  $R_{\theta JA}$  = 173 °C/W when mounted on a minimum pad of 2 oz copper. For single operation.
  - (c)  $R_{\theta JA} = 69 \,^{\circ}\text{C/W}$  when mounted on a 1 in<sup>2</sup> pad of 2 oz copper, 1.5 " x 1.5 " x 0.062 " thick PCB. For dual operation.
  - (d)  $R_{\theta JA}$  = 151 °C/W when mounted on a minimum pad of 2 oz copper. For dual operation.



a) 86°C/W when mounted on a 1in² pad of 2 oz copper.



b)173°C/W when mounted on a minimum pad of 2 oz copper.



c) 69°C/W when mounted on a 1in² pad of 2 oz copper.



d)151°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

### Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

### **Typical Characteristics** $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Forward Bias Safe Operation Area




Figure 10. Single Pulse Maximum Power Dissipation







Figure 11. Junction-to-Ambient Transient Thermal Response Curve


### **Dimensional Outline and Pad Layout**







**BOTTOM VIEW** 



RECOMMENDED LAND PATTERN

#### NOTES:

- A. NO JEDEC STANDARD APPLIES
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- D. DRAWING FILENAME: MKT-UMLP06Brev1.





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLTTM CTI TM

Current Transfer Logic™ EcoSPARK<sup>®</sup>

EfficentMax™ EZSWITCH™ \*

Fairchild<sup>®</sup>

Fairchild Semiconductor® FACT Quiet Series™

FACT  $\tilde{\mathsf{FAST}^{\mathbb{R}}}$ FastvCore™ FETBench™ FlashWriter® \* FRFET®

Global Power Resource<sup>SM</sup> Green FPS™ Green FPS™ e-Series™

Gmax™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™

MicroFET™ MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™ Power-SPM™ PowerTrench® PowerXS<sup>TI</sup>

Programmable Active Droop™

OFFT<sup>(</sup> QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW /W /kW at a time™ SmartMax<sup>TN</sup>

SMART START™ SPM®

STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™ Sync-Lock™

SYSTEM ® GENERAL

The Power Franchise® puwer ' franchise TinyBoost™ TinyBuck™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™

TRUECURRENT™\*

UHC Ultra FRFET™ UniFET™ VCX™ VisualMax™ XSTM

μSerDes™

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

**LIFE SUPPORT POLICY**FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild of from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification Product Status		Definition
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
		Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 140

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor: FDMA6023PZT