

August 2015

# Dual N & P-Channel PowerTrench<sup>®</sup> MOSFET N-Channel: 150 V, 2.4 A, 155 m $\Omega$ P-Channel: -150 V, -0.9 A, 1200 m $\Omega$

### Features

Q1: N-Channel

- Max  $r_{DS(on)}$  = 155 m $\Omega$  at V<sub>GS</sub> = 10 V, I<sub>D</sub> = 2.4 A
- Max  $r_{DS(on)}$  = 212 m $\Omega$  at V<sub>GS</sub> = 6 V, I<sub>D</sub> = 2 A

Q2: P-Channel


- Max  $r_{DS(on)}$  = 1200 m $\Omega$  at V<sub>GS</sub> = -10 V, I<sub>D</sub> = -0.9 A
- Max  $r_{DS(on)}$  = 1400 m $\Omega$  at  $V_{GS}$  = -6 V,  $I_D$  = -0.8 A
- Optimised for active clamp forward converters
- RoHS Compliant

## **General Description**

These dual N and P-Channel enhancement mode Power MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench<sup>®</sup> process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance. Shrinking the area needed for implementation of active clamp topology; enabling best in class power density.

### **Applications**

- DC-DC Converter
- Active Clamp



Power 33

### MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted.

Symbol	Parameter Q			Q1	Q2	Units	
V <sub>DS</sub>	Drain to Source Voltage			150	-150	V	
V <sub>GS</sub>	Gate to Source Voltage			±20	±25	V	
I <sub>D</sub>	Drain Current -Continuous	T <sub>C</sub> = 25 °C	(Note 5)	6.3	-2.0		
	-Continuous T <sub>C</sub> = 10		(Note 5)	3.9	-1.2	•	
	-Continuous $T_A = 25 \ ^{\circ}C$			2.4 <sup>1a</sup>	-0.9 <sup>1b</sup>	- A	
	-Pulsed	(Note 4)	33	-8.8			
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	24	6	mJ	
	Power Dissipation for Single Operation	T <sub>A</sub> = 25 °C		1.9 <sup>1a</sup>	1.9 <sup>1b</sup>	w	
P <sub>D</sub>	Power Dissipation for Single Operation	T <sub>A</sub> = 25 °C		0.8 <sup>1c</sup>	0.8 <sup>1d</sup>	vv	
	Power Dissipation for Single Operation	T <sub>C</sub> = 25 °C		14	10		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range -55 to +150			+150	°C		

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient65 1a65 1b		65 <sup>1b</sup>	
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction-to-Ambient	155 <sup>1c</sup>	155 <sup>1d</sup>	°C/W
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction-to-Case	8.9	12.5	

### Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC8097AC	FDMC8097AC	Power 33	13 "	12 mm	3000 units

FDMC8097AC Dual N & P-Channel PowerT
Dual N
۵ ۲
<sup>2</sup> -Channe
l PowerTr
rench <sup>®</sup>
MOSFET


Symbol	Parameter	Test Conditions	Туре	Min.	Тур.	Max.	Units
Off Chara	octeristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V I <sub>D</sub> = -250 μA, V <sub>GS</sub> = 0 V	Q1 Q2	150 -150			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25 °C $I_D$ = -250 $\mu$ A, referenced to 25 °C	Q1 Q2		98 122		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{DS} = 120 V, V_{GS} = 0 V$ $V_{DS} = -120 V, V_{GS} = 0 V$	Q1 Q2			1 -1	μA
GSS	Gate to Source Leakage Current	$V_{GS} = \pm 20 V, V_{DS} = 0 V$ $V_{GS} = \pm 25 V, V_{DS} = 0 V$	Q1 Q2			±100 ±100	nA nA
On Chara	cteristics						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$ $V_{GS} = V_{DS}, I_D = -250 \ \mu A$	Q1 Q2	2.0 -2.0	3.1 -3.0	4.0 -4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C $I_D = -250 \ \mu$ A, referenced to 25 °C	Q1 Q2		-9 -6		mV/°C
r <sub>DS(on)</sub> §	Static Drain to Source On Resistance	$V_{GS} = 10 V, I_D = 2.4 A$ $V_{GS} = 6 V, I_D = 2 A$ $V_{GS} = 10 V, I_D = 2.4 A, T_J = 125 °C$	Q1		124 155 245	155 212 306	- mΩ
		$V_{GS}$ = -10 V, I <sub>D</sub> = -0.9 A V <sub>GS</sub> = -6 V, I <sub>D</sub> = -0.8 A V <sub>GS</sub> = -10 V, I <sub>D</sub> = -0.9 A, T <sub>J</sub> = 125 °C	Q2		930 1030 1682	1200 1400 2171	
9 <sub>FS</sub>	Forward Transconductance	$V_{DD} = 10 \text{ V}, I_D = 2.4 \text{ A}$ $V_{DD} = -10 \text{ V}, I_D = -0.9 \text{ A}$	Q1 Q2		6.4 0.75		S
Dynamic	Characteristics						
C <sub>iss</sub>	Input Capacitance	Q1 V <sub>DS</sub> = 75 V, V <sub>GS</sub> = 0 V, f = 1 MHZ	Q1 Q2		279 162	395 230	pF
C <sub>oss</sub>	Output Capacitance	Q2	Q1 Q2		26 13	40 25	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	V <sub>DS</sub> = -75 V, V <sub>GS</sub> = 0 V, f = 1 MHZ	Q1 Q2		1.4 0.6	5 5	pF
R <sub>g</sub>	Gate Resistance		Q1 Q2	0.1 0.1	0.6 3.3	1.5 8.3	Ω
Switching	g Characteristics						
t <sub>d(on)</sub>	Turn-On Delay Time	Q1	Q1 Q2		5.4 5.2	11 11	ns
r	Rise Time	$V_{DD}$ = 75 V, I <sub>D</sub> = 2.4 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω	Q1 Q2		1.3 1.6	10 10	ns
d(off)	Turn-Off Delay Time	Q2 V <sub>DD</sub> = -75 V, I <sub>D</sub> = -0.9 A,	Q1 Q2		9.1 7.4	18 15	ns
f	Fall Time	$V_{\rm GS} = -10  \text{V},  \text{R}_{\rm GEN} = 6  \Omega$	Q1 Q2		2.2 6.3	10 13	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 V \text{ to } 10 V$ $V_{GS} = 0 V \text{ to } -10 V$ $V_{GS} = 0 V \text{ to } -10 V$	Q1 Q2		4.4 2.8	6.2 4.0	nC
Q <sub>g(TOT)</sub>	Total Gate Charge	$\begin{array}{c} V_{GS} = 0 \ V \ to \ 10 \ V \\ V_{GS} = 0 \ V \ to \ 6 \ V \\ V_{GS} = 0 \ V \ to \ 6 \ V \\ I_D = 2.4 \ A \end{array}$	Q1 Q2		2.9 1.8	4.1 2.6	nC
Q <sub>gs</sub>	Gate to Source Charge	Q2 V <sub>DD</sub> = -75 V	Q1 Q2		1.3 0.8		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	V <sub>DD</sub> = -75 V I <sub>D</sub> = -0.9 A	Q1 Q2		1.0 0.7		nC

2

Symbol	Parameter	Test Conditions		Туре	Min.	Тур.	Max.	Units
Drain-Sou	Irce Diode Characteristics							
V <sub>SD</sub>	Source-Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 2.4 A$ $V_{GS} = 0 V, I_S = -0.9 A$	(Note 2) (Note 2)			0.8 -0.9	1.3 -1.3	V
t <sub>rr</sub>	Reverse Recovery Time	Q1 I <sub>F</sub> = 2.4 A, di/dt = 100 A/s		Q1 Q2		50 44	80 71	ns
Q <sub>rr</sub>	Reverse Recovery Charge	Q2 I <sub>F</sub> = -0.9 A, di/dt = 100 A/s		Q1 Q2		43 68	69 109	nC

Notes:


1. R<sub>0JA</sub> is determined with the device mounted on a 1in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.





- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 3. Q1:  $E_{AS}$  of 24 mJ is based on starting  $T_J$  = 25 °C, L = 3 mH,  $I_{AS}$  = 4 A,  $V_{DD}$  = 150 V,  $V_{GS}$  = 10 V. 100% test at L = 0.1 mH,  $I_{AS}$  = 14 A. Q2:  $E_{AS}$  of 6 mJ is based on starting  $T_J$  = 25 °C, L = 3 mH,  $I_{AS}$  = -2 A,  $V_{DD}$  = -150 V,  $V_{GS}$  = -10 V. 100% test at L = 0.1 mH,  $I_{AS}$  = -8 A.
- 4. Q1: Pulsed Id please refer to Fig 11 SOA graph for more details.


Q2: Pulsed Id please refer to Fig 24 SOA graph for more details.


5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.














FDMC8097AC Dual N & P-Channel PowerTrench<sup>®</sup> MOSFET








0.80 MAX




# RECOMMENDED LAND PATTERN

NOTES:

- A DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- D. LAND PATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY
- E. DRAWING FILE NAME: MKT-MLP08Xrev2.





\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms					
Datasheet Identification	Product Status	Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			

Rev. 177

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor: <u>FDMC8097AC</u>