

# **N-Channel PowerTrench<sup>®</sup> MOSFET** 30 V, 15 A, 19 m $\Omega$

### Features

- Max  $r_{DS(on)}$  = 19 m $\Omega$  at V<sub>GS</sub> = 10 V, I<sub>D</sub> = 9.0 A
- Max  $r_{DS(on)}$  = 30 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 7.2 A
- High performance technology for extremely low r<sub>DS(on)</sub>
- Termination is Lead-free and RoHS Compliant




## **General Description**

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench<sup>®</sup> process that has been especially tailored to minimize the on-state resistance. This device is well suited for Power Management and load switching applications common in Notebook Computers and Portable Battery Packs.

### Application

- High side in DC DC Buck Converters
- Notebook battery power management
- Load switch in Notebook



MLP 3.3x3.3

# **MOSFET Maximum Ratings** $T_A = 25 \ ^{\circ}C$ unless otherwise noted

Symbol	Parameter			Ratings	Units	
V <sub>DS</sub>	Drain to Source Voltage			30	V	
V <sub>GS</sub>	Gate to Source Voltage			±20	V	
ID	Drain Current -Continuous	T <sub>C</sub> = 25 °C		15		
	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	9.0	Α	
	-Pulsed		40			
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	24	mJ	
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25 °C		18		
	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.3		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150	°C	


#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	6.6	°C/W
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	C/vv


## Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC8884	FDMC8884	MLP 3.3x3.3 13 " 12 mm		12 mm	3000 units

	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	30			V
ΔBV <sub>DSS</sub> ΔT」	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$ , referenced to 25 °C		22		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V T <sub>J</sub> = 125 °C			1 250	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			±100	nA
On Chara	cteristics					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$	1.4	1.9	2.5	V
$\Delta V_{GS(th)}$ $\Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$ , referenced to 25 °C		-6		mV/°C
r <sub>DS(on)</sub>		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 9.0 A		16	19	
	Static Drain to Source On Resistance	$V_{GS} = 4.5 \text{ V}, \ I_D = 7.2 \text{ A}$		22	30	mΩ
		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 9.0 \text{ A}, \text{ T}_{J} = 125 \text{ °C}$		22	30	
9 <sub>FS</sub>	Forward Transconductance	V <sub>DD</sub> = 5 V, I <sub>D</sub> = 9.0 A		24		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance			513	685	pF
C <sub>oss</sub>	Output Capacitance	── V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz		110	150	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			76	115	pF
R <sub>g</sub>	Gate Resistance			1.4	2.1	Ω
Switching	g Characteristics					
t <sub>d(on)</sub>	Turn-On Delay Time			6	12	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 9.0 A,		2	10	ns
1	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		15	27	ns
d(off)						
	Fall Time			2	10	ns
t <sub>f</sub>	Fall Time Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V		2 10	10 14	ns nC
t <sub>f</sub>		V <sub>GS</sub> = 0 V to 10 V				
Q <sub>g(TOT)</sub>	Total Gate Charge			10	14	nC
α <sub>g(TOT)</sub>	Total Gate Charge Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V		10 5.0	14	nC nC
t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g(TOT)</sub> Q <sub>gs</sub> Q <sub>gd</sub> Drain-Sou	Total Gate Charge         Total Gate Charge         Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V		10 5.0 1.8	14	nC nC nC
t <sub>f</sub> Q <sub>g(TOT)</sub> Q <sub>gs</sub> Q <sub>gd</sub> Drain-Sou	Total Gate Charge         Total Gate Charge         Total Gate Charge         Gate to Drain "Miller" Charge         urce Diode Characteristics	$V_{GS} = 0 V \text{ to } 10 V$ $V_{GS} = 0 V \text{ to } 4.5 V$ $V_{DD} = 15 V$ $I_{D} = 9.0 \text{ A}$		10 5.0 1.8	14	nC nC nC
t <sub>f</sub> Q <sub>g(TOT)</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate ChargeTotal Gate ChargeTotal Gate ChargeGate to Drain "Miller" Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 15 \text{ V}$ $I_{D} = 9.0 \text{ A}$		10 5.0 1.8 2.2	14 7.0	nC nC nC
t <sub>f</sub> Q <sub>g(TOT)</sub> Q <sub>gs</sub> Q <sub>gd</sub> Drain-Sou	Total Gate Charge         Total Gate Charge         Total Gate Charge         Gate to Drain "Miller" Charge         urce Diode Characteristics	$V_{GS} = 0 \ V \ to \ 10 \ V$ $V_{GS} = 0 \ V \ to \ 4.5 \ V$ $I_D = 15 \ V$ $I_D = 9.0 \ A$ $V_{GS} = 0 \ V, \ I_S = 9.0 \ A \qquad (Note \ 2)$		10 5.0 1.8 2.2 0.86	14 7.0 1.2	nC nC nC



2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0 %.



3.  $E_{AS}$  of 24 mJ is based on starting  $T_J$  = 25 °C, L = 1 mH,  $I_{AS}$  = 7 A,  $V_{DD}$  = 30 V,  $V_{GS}$  = 10 V. 100% test at L = 3 mH,  $I_{AS}$  = 4 A .




o PD S S


\_\_\_\_\_

FDMC8884 N-Channel PowerTrench<sup>®</sup> MOSFET

©2012 Fairchild Semiconductor Corporation FDMC8884 Rev.E4




©2012 Fairchild Semiconductor Corporation FDMC8884 Rev.E4 www.fairchildsemi.com





FDMC8884 N-Channel PowerTrench<sup>®</sup> MOSFET

FDMC8884 Rev.E4



FDMC8884 N-Channel PowerTrench<sup>®</sup> MOSFET







#### NOTES:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-240.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN
- E. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. BURRS OR MOLD FLASH SHALL NOT EXCEED 0.10MM.
   F. DRAWING FILENAME: MKT-MLP08Wrev3.
- G. OPTION A SAWN MLP, OPTIONS B & C PUNCH MLP.







## RECOMMENDED LAND PATTERN

NOTES:

- A. DOES NOT CONFORM TO JEDEC REGISTRATION MO-229
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-MLP08Srev3.





\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms				
Datasheet Identification Product Status		Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 177

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor: FDMC8884 FDMC8884\_F126