

June 2014

## FDMD82100L

## **Dual N-Channel PowerTrench® MOSFET 100 V, 24 A, 19.5 m** $\Omega$

### **Features**

- Max  $r_{DS(on)}$  = 19.5 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 7 A
- Max  $r_{DS(on)}$  = 30 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 5.7 A
- Ideal for flexible layout in primary side of bridge topology
- Termination is Lead-free and RoHS Compliant
- 100% UIL tested
- Kelvin High Side MOSFET drive pin-out capability





## **General Description**

This device includes two 100V N-Channel MOSFETs in a dual Power (3.3 mm X 5 mm) package. HS source and LS Drain internally connected for half/full bridge, low source inductance package, low  $r_{DS(on)}/Qg$  FOM silicon.

## **Applications**

- Synchronous Buck : Primary Switch of Half / Full bridge converter for telecom
- Motor Bridge : Primary Switch of Half / Full bridge converter for BLDC motor
- MV POL: 48V Synchronous Buck Switch





G1 D1 D1 G1R D2/S1 D1 D2/S1 G2 D2/S1 S2 D2/S1

Power 3.3 x 5

## MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

| Symbol            | Parame                                 | Parameter              |           |             |    |
|-------------------|--|------------------------|-----------|-------------|----|
| $V_{DS}$          | Drain to Source Voltage                |                        |           | 100         | V  |
| $V_{GS}$          | Gate to Source Voltage                 |                        |           | ±20         | V  |
|                   | Drain Current -Continuous              | T <sub>C</sub> = 25 °C |           | 24          |    |
| $I_D$             | -Continuous                            | T <sub>A</sub> = 25 °C | (Note 1a) | 7           | Α  |
|                   | -Pulsed                                | T <sub>A</sub> = 25 °C | (Note 4)  | 80          |    |
| E <sub>AS</sub>   | Single Pulse Avalanche Energy          |                        | (Note 3)  | 150         | mJ |
|                   | Power Dissipation                      | T <sub>C</sub> = 25 °C |           | 38          |    |
| $P_{D}$           | Power Dissipation                      |                        | (Note 1a) | 2.1         | W  |
|                   | Power Dissipation                      | T <sub>A</sub> = 25 °C | (Note 1b) | 1           |    |
| $T_J$ , $T_{STG}$ | Operating and Storage Junction Tempera | iture Range            |           | -55 to +150 | °C |

## **Thermal Characteristics**

| $R_{\theta JC}$ | Thermal Resistance, Junction to Case    | Thermal Resistance, Junction to Case |     |      |
|-----------------|---|--------------------------------------|-----|------|
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient | (Note 1a)                            | 60  | °C/W |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient | (Note 1b)                            | 130 |      |

### **Package Marking and Ordering Information**

| Device Marking | Device     | Package       | Reel Size | Tape Width | Quantity   |
|----------------|------------|---------------|-----------|------------|------------|
| 82100L         | FDMD82100L | Power 3.3 x 5 | 13 "      | 12 mm      | 3000 units |

## Electrical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted

| Symbol                                 | Parameter                                    | Test Conditions                                   | Min | Тур | Max  | Units |
|--|--|---|-----|-----|------|-------|
| Off Chara                              | cteristics                                   |   |     |     |      |       |
| $BV_DSS$                               | Drain to Source Breakdown Voltage            | $I_D = 250 \mu A, V_{GS} = 0 V$                   | 100 |     |      | V     |
| $\frac{\Delta BV_{DSS}}{\Delta T_{J}}$ | Breakdown Voltage Temperature<br>Coefficient | $I_D$ = 250 $\mu$ A, referenced to 25 °C          |     | 70  |      | mV/°C |
| I <sub>DSS</sub>                       | Zero Gate Voltage Drain Current              | V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V     |     |     | 1    | μА    |
| I <sub>GSS</sub>                       | Gate to Source Leakage Current               | $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ |     |     | ±100 | nA    |

### On Characteristics

| V <sub>GS(th)</sub>                    | Gate to Source Threshold Voltage                         | $V_{GS} = V_{DS}, I_D = 250 \mu A$                                     | 1.0 | 1.7  | 3.0  | V     |
|--|--|--|-----|------|------|-------|
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate to Source Threshold Voltage Temperature Coefficient | $I_D$ = 250 $\mu$ A, referenced to 25 °C                               |     | -6   |      | mV/°C |
|  |  | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7 A                           |     | 13.5 | 19.5 |       |
| r <sub>DS(on)</sub>                    | Static Drain to Source On Resistance                     | $V_{GS} = 4.5 \text{ V}, I_D = 5.7 \text{ A}$                          |     | 17.9 | 30   | mΩ    |
| ,                                      |  | $V_{GS} = 10 \text{ V}, I_D = 7 \text{ A}, T_J = 125 ^{\circ}\text{C}$ |     | 25   | 36   |       |
| 9 <sub>FS</sub>                        | Forward Transconductance                                 | $V_{DD} = 5 \text{ V}, I_{D} = 7 \text{ A}$                            |     | 29   |      | S     |

## **Dynamic Characteristics**

| C <sub>iss</sub> | Input Capacitance            | V 50.V V 0.V   |     | 1130 | 1585 | pF |
|------------------|------------------------------|--|-----|------|------|----|
| Coss             | Output Capacitance           | $V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$<br>f = 1 MHz |     | 173  | 245  | pF |
| C <sub>rss</sub> | Reverse Transfer Capacitance | 1 - 1 101112   |     | 8.1  | 15   | pF |
| $R_g$            | Gate Resistance              |  | 0.1 | 1.8  | 3.6  | Ω  |


## **Switching Characteristics**

| t <sub>d(on)</sub>  | Turn-On Delay Time            |  | 7.9 | 16 | ns |
|---------------------|-------------------------------|--|-----|----|----|
| t <sub>r</sub>      | Rise Time                     | V <sub>DD</sub> = 50 V, I <sub>D</sub> = 7 A                     | 2.8 | 10 | ns |
| t <sub>d(off)</sub> | Turn-Off Delay Time           | $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$                      | 21  | 34 | ns |
| t <sub>f</sub>      | Fall Time                     |  | 2.9 | 10 | ns |
| 0                   | Total Gate Charge             | V <sub>GS</sub> = 0 V to 10 V                                    | 17  | 24 | nC |
| $Q_{g(TOT)}$        | Total Gate Charge             | $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 50 \text{ V}$ | 8   | 12 | nC |
| $Q_{gs}$            | Gate to Source Charge         | I <sub>D</sub> = 7 A   | 3   |    | nC |
| $Q_{gd}$            | Gate to Drain "Miller" Charge |  | 2.3 |    | nC |


### **Drain-Source Diode Characteristics**

| $V_{SD}$        | Source to Drain Diode Forward Voltage | $V_{GS} = 0 \text{ V}, I_S = 7 \text{ A}$ (Not | te 2) | 8.0 | 1.2 | V  |
|-----------------|---------------------------------------|--|-------|-----|-----|----|
| t <sub>rr</sub> | Reverse Recovery Time                 | $I_{\rm E} = 7$ A, di/dt = 100 A/µs            |       | 42  | 67  | ns |
| Q <sub>rr</sub> | Reverse Recovery Charge               | $I_F = I A$ , $ui/ui = 100 A/\mu S$            |       | 39  | 62  | nC |

<sup>1.</sup> R<sub>0,1A</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0,1C</sub> is guaranteed by design while R<sub>0,1C</sub> is determined by the user's board design.



a. 60 °C/W when mounted on a 1 in 2 pad of 2 oz copper



b. 130 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0 %. 3. E<sub>AS</sub> of 150 mJ is based on starting T<sub>J</sub> = 25 °C, L = 3 mH, I<sub>AS</sub> = 10 A, V<sub>DD</sub> = 90 V, V<sub>GS</sub> = 10 V. 100% tested at L = 0.1 mH, I<sub>AS</sub> = 31 A. 4. Pulse Id refers to Figure.11 Forward Bias Safe Operation Area.

## Typical Characteristics (N-Channel) T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

## Typical Characteristics (N-Channel) T<sub>J</sub> = 25 °C unless otherwise noted





Figure 7. Gate Charge Characteristics



2000

Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

## Typical Characteristics (N-Channel) $T_J = 25$ °C unless otherwise noted





Figure 13. Junction-to-Ambient Transient Thermal Response Curve

## **Dimensional Outline and Pad Layout**



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: https://www.fairchildsemi.com/package/packageDetails.html?id=PN\_PQDE\$-X12





### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower<sup>TM</sup>
AX-CAP<sup>®\*</sup>
BitSiC<sup>TM</sup>
Build it Now<sup>TM</sup>
CorePLUS<sup>TM</sup>
CorePOWER<sup>TM</sup>

CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
Current Transfer Logic™
DEUXPEED®

Dual Cool<sup>TM</sup>
EcoSPARK<sup>®</sup>
EfficentMax<sup>TM</sup>
ESBC<sup>TM</sup>

Fairchild<sup>®</sup>

Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series<sup>™</sup>
FACT<sup>®</sup>

FACT®
FAST®
FastvCore™
FETBench™
FPS™

F-PFS™ FRFET®

Global Power Resource<sup>SM</sup> GreenBridge<sup>™</sup>

Green FPS™ Green FPS™ e-Series™

Gmax<sup>TM</sup>
GTO<sup>TM</sup>
IntelliMAX<sup>TM</sup>
ISOPLANAR<sup>TM</sup>

Marking Small Speakers Sound Louder

and Better™
MegaBuck™
MICROCOUPLER™

MicroCoup MicroFETTM MicroPak2TM MillerDriveTM MotionMaxTM mWSaver®

MotionMax<sup>™</sup>
mWSaver<sup>®</sup>
OptoHiT<sup>™</sup>
OPTOLOGIC<sup>®</sup>
OPTOPLANAR<sup>®</sup>

® PowerTrench® PowerXS™

Programmable Active Droop™

QFET®
QS™
Quiet Series™
RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax<sup>™</sup> SMART START<sup>™</sup>

Solutions for Your Success™

SPM<sup>®</sup>
STEALTH™
SuperFET<sup>®</sup>
SuperSOTTM 3

SuperFETS
SuperSOTTM-3
SuperSOTTM-6
SuperSOTTM-8
SupreMOS®
SyncFETTM
Sync-LockTM

SYSTEM ®\*
GENERAL
TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TranSiC™
TriFault Detect™
TRUECURRENT®\*
µSerDes™

UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™

仙童™

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

EN E 3011 OLDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are
  intended for surgical implant into the body or (b) support or sustain life,
  and (c) whose failure to perform when properly used in accordance with
  instructions for use provided in the labeling, can be reasonably
  expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

# PRODUCT STATUS DEFINITIONS Definition of Terms

| Datasheet Identification                  | Product Status    | Definition  |
|---|-------------------|---|
| Advance Information Formative / In Design |                   | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.   |
| Preliminary                               | First Production  | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed                  | Full Production   | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.   |
| Obsolete                                  | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.  |

Rev. 168

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

FDMD82100L