

**July 2014** 

# FDZ371PZ

# P-Channel 1.5 V Specified PowerTrench<sup>®</sup> Thin WL-CSP MOSFET -20 V, -3.7 A, 75 m $\Omega$

#### **Features**

- Max  $r_{DS(on)} = 75 \text{ m}\Omega$  at  $V_{GS} = -4.5 \text{ V}$ ,  $I_D = -2.0 \text{ A}$
- Max  $r_{DS(on)}$  = 90 m $\Omega$  at  $V_{GS}$  = -2.5 V,  $I_D$  = -1.5 A
- Max  $r_{DS(on)} = 110 \text{ m}\Omega$  at  $V_{GS} = -1.8 \text{ V}$ ,  $I_D = -1.0 \text{ A}$
- Max  $r_{DS(on)}$  = 150 m $\Omega$  at  $V_{GS}$  = -1.5 V,  $I_D$  = -1.0 A
- Occupies only 1.0 mm<sup>2</sup> of PCB area.Less than 30% of the area of 2 x 2 BGA
- Ultra-thin package: less than 0.4 mm height when mounted to PCR
- HBM ESD protection level >4.4kV typical (Note 3)
- RoHS Compliant




### **General Description**

Designed on Fairchild's advanced 1.5 V PowerTrench® process with state of the art "fine pitch" Thin WLCSP packaging process, the FDZ371PZ minimizes both PCB space and  $r_{\text{DS}(\text{on})}.$  This advanced WLCSP MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, ultra-low profile packaging, low gate charge, and low  $r_{\text{DS}(\text{on})}.$ 

# **Applications**

- Battery management
- Load switch
- Battery protection



### MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

Symbol	Param	eter		Ratings	Units
$V_{DS}$	Drain to Source Voltage			-20	V
$V_{GS}$	Gate to Source Voltage			±8	V
	-Continuous	T <sub>A</sub> = 25°C	(Note 1a)	-3.7	^
I <sub>D</sub>	-Pulsed			-12	Α
ר	Power Dissipation	$T_A = 25$ °C	(Note 1a)	1.7	W
$P_{D}$	Power Dissipation	$T_A = 25$ °C	(Note 1b)	0.5	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Tempera	ature Range		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	75	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	260	C/VV

### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
K	FDZ371PZ	WL-CSP 1.0X1.0 <b>Thin</b>	7 "	8 mm	5000 units

# **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-20			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 μA, referenced to 25 °C		22		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -16 V, V <sub>GS</sub> = 0 V			-1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ

#### On Characteristics

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-0.35	-0.6	-1.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25 °C		-4		mV/°C
		$V_{GS} = -4.5 \text{ V}, I_D = -2.0 \text{ A}$		55	75	
	Static Drain to Source On Resistance	$V_{GS} = -2.5 \text{ V}, I_D = -1.5 \text{A}$		65	90	
rno( )		$V_{GS} = -1.8 \text{ V}, I_D = -1.0 \text{ A}$		80	110	mΩ
r <sub>DS(on)</sub>	Static Brain to oddrec on registance	$V_{GS} = -1.5 \text{ V}, I_D = -1.0 \text{ A}$		100	150	11122
		$V_{GS} = -4.5 \text{ V}, I_D = -2.0 \text{ A},$ $T_J = 125 ^{\circ}\text{C}$		80	124	
9 <sub>FS</sub>	Forward Transconductance	$V_{DD} = -5 \text{ V}, I_{D} = -3.3 \text{ A}$		14		S

### **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 40 V V 0 V	750	1000	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0 V, f = 1 MHz	110	145	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1 1/11/12	100	150	pF

## **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		5.9	12	ns
t <sub>r</sub>	Rise Time	$V_{DD} = -10 \text{ V}, I_{D} = -3.3 \text{ A},$	9.1	18	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$	124	198	ns
t <sub>f</sub>	Fall Time		88	140	ns
$Q_{g}$	Total Gate Charge	V 45VV 40V	12	17	nC
$Q_{gs}$	Gate to Source Charge	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V},$ $I_{D} = -3.3 \text{ A}$	1.1		nC
$Q_{gd}$	Gate to Drain "Miller" Charge	ID = -3.3 A	3.4		nC

### **Drain-Source Diode Characteristics**

$I_S$	Maximum Continuous Drain-Source Diode Forward Current			-1.1	Α
$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = -1.3 \text{ A}$ (Note 2)	-0.7	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>E</sub> = -3.3 A, di/dt = 100 A/μs	61	98	ns
Q <sub>rr</sub>	Reverse Recovery Charge	i <sub>F</sub> = -3.3 A, α/αι = 100 A/μs	29	47	nC

#### Notes:

<sup>1.</sup> R<sub>θJA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design.



 a. 75 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b. 260 °C/W when mounted on a minimum pad of 2 oz copper.

<sup>2.</sup> Pulse Test: Pulse Width <  $300\mu s$ , Duty cycle < 2.0%.

<sup>3.</sup> The diode connected between the gate and source serves only as protection ESD. No gate overvoltage rating is implied.

### Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Forward Bias Safe Operating Area




Figure 10. Gate Leakage Current vs Gate to Source Voltage




Figure 11. Single Pulse Maximum Power Dissipation

# **Typical Characteristics** $T_J = 25$ °C unless otherwise noted







Figure 12. Junction-to-Ambient Transient Thermal Response Curve

# **Dimensional Outline and Pad Layout**





LAND PATTERN RECOMMENDATION



NOTES: UNLESS OTHERWISE SPECIFIED

05 M C

- THIS PACKAGE IS NOT PRESENTLY REGISTERED WITH ANY STANDARDS COMMITTEE.
- B) DIMENSIONS ARE IN MILLIMETERS.
- DRAWING CONFORMS TO ASME Y14.5M-1994
- TERMINAL CONFIGURATION TABLE:

GATE	SOURCE	DRAIN
A1	A2, B2	B1

E) DRAWING FILENAME: MKT-UC004ADREV2

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/package/packageDetails.html?id=PN\_UCBAA-004





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower<sup>TM</sup>
AX-CAP<sup>®</sup>\*
BitSiC<sup>TM</sup>
Build it Now<sup>TM</sup>
CorePLUS<sup>TM</sup>
COrePOWER<sup>TM</sup>
CROSSVOLT<sup>TM</sup>
CTL<sup>TM</sup>

Current Transfer Logic™
DEUXPEED®

Dual Cool™ EcoSPARK® EfficentMax™ ESBC™

Fairchild®

Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series<sup>™</sup>
FACT<sup>®</sup>

FACT®
FAST®
FastvCore™
FETBench™
FPS™

F-PFS™ FRFET®

Global Power Resource<sup>SM</sup>

Green FPS<sup>TM</sup>
Green FPS<sup>TM</sup>
Green FPS<sup>TM</sup>
Green FPS<sup>TM</sup>
e-Series<sup>TM</sup>

Gmax<sup>TM</sup>
GTO<sup>TM</sup>
IntelliMAX<sup>TM</sup>
ISOPLANAR<sup>TM</sup>

Marking Small Speakers Sound Louder

and Better™ MegaBuck™ MICROCOUPLER™

MicroFETTM
MicroPakTM
MicroPak2TM
MillerDriveTM
MotionMaxTM
mWSaver®

OptoHiT™ OPTOLOGIC® OPTOPLANAR® ® PowerTrench®

PowerXS<sup>™</sup>
Programmable Active Droop<sup>™</sup>

QFĒT<sup>®</sup> QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax<sup>TM</sup>
SMART START<sup>TM</sup>
Solutions for Your Suga

Solutions for Your Success™ SPM®

STEALTHIM
STEALTHIM
SUPERFET®
SuperSOTTM-6
SuperSOTTM-6
SuperSOTTM-8
SupreMOS®
SyncFETTM
Sync-LockTM

SYSTEM ®\*
GENERAL
TinyBoost®
TinyBuck®

TinyBucks"
TinyCalc<sup>TM</sup>
TinyLogic®
TINYOPTO<sup>TM</sup>
TinyPower<sup>TM</sup>
TinyPWM<sup>TM</sup>
TinyWire<sup>TM</sup>
TranSiC<sup>TM</sup>
TriFault Detect<sup>TM</sup>
TRUECURRENT®\*

SerDes\*
UHC®
Ultra FRFETTM
UniFETTM
VCXTM
VisualMaxTM
VoltagePlusTM

uSerDes™

XS™ 仙童™

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are
  intended for surgical implant into the body or (b) support or sustain life,
  and (c) whose failure to perform when properly used in accordance with
  instructions for use provided in the labeling, can be reasonably
  expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### **ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

# PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 168

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor: FDZ371PZ