

# FQD19N10L

## N-Channel QFET® MOSFET



100 V, 15.6 A, 100 mΩ

### Description

This N-Channel enhancement mode power MOSFET is produced using Fairchild Semiconductor's proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, audio amplifier, DC motor control, and variable switching power applications.

### Features

- 15.6 A, 100 V,  $R_{DS(on)} = 100 \text{ m}\Omega$  (Max.) @  $V_{GS} = 10 \text{ V}$
- Low Gate Charge (Typ. 14 nC)
- Low Crss (Typ. 35 pF)
- 100% Avalanche Tested



### Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted.

Symbol	Parameter	FQD19N10LTM	Unit
$V_{DSS}$	Drain-Source Voltage	100	V
$I_D$	Drain Current	- Continuous ( $T_C = 25^\circ\text{C}$ )	15.6
		- Continuous ( $T_C = 100^\circ\text{C}$ )	9.8
$I_{DM}$	Drain Current - Pulsed (Note 1)	62.4	A
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulsed Avalanche Energy (Note 2)	220	mJ
$I_{AR}$	Avalanche Current (Note 1)	15.6	A
$E_{AR}$	Repetitive Avalanche Energy (Note 1)	5.0	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	6.0	V/ns
$P_D$	Power Dissipation ( $T_A = 25^\circ\text{C}$ ) *	2.5	W
	Power Dissipation ( $T_C = 25^\circ\text{C}$ )	50	W
	- Derate Above $25^\circ\text{C}$	0.4	W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
$T_L$	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 Seconds	300	$^\circ\text{C}$

### Thermal Characteristics

Symbol	Parameter	FQD19N10LTM	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	2.5	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Minimum Pad of 2-oz Copper), Max.	110	
	Thermal Resistance, Junction to Ambient (*1 in <sup>2</sup> Pad of 2-oz Copper), Max.	50	

## Package Marking and Ordering Information

Part Number	Top Mark	Package	Packing Method	Reel Size	Tape Width	Quantity
FQD19N10LTM	FQD19N10L	D-PAK	Tape and Reel	330 mm	16 mm	2500 units

## Electrical Characteristics T<sub>c</sub> = 25°C unless otherwise noted.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
<b>Off Characteristics</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	100	--	--	V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	--	0.09	--	V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V	--	--	1	μA
		V <sub>DS</sub> = 80 V, T <sub>C</sub> = 125°C	--	--	10	μA
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V	--	--	100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V	--	--	-100	nA
<b>On Characteristics</b>						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	1.0	--	2.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7.8 A	--	0.074	0.10	Ω
		V <sub>GS</sub> = 5 V, I <sub>D</sub> = 7.8 A	--	0.082	0.11	
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 7.8 A	--	14	--	S
<b>Dynamic Characteristics</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	--	670	870	pF
C <sub>oss</sub>	Output Capacitance		--	160	210	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		--	35	45	pF
<b>Switching Characteristics</b>						
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 19 A, R <sub>G</sub> = 25 Ω	--	14	38	ns
t <sub>r</sub>	Turn-On Rise Time		--	410	830	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		--	20	50	ns
t <sub>f</sub>	Turn-Off Fall Time		(Note 4)	--	140	290
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> = 80 V, I <sub>D</sub> = 19 A, V <sub>GS</sub> = 5 V	--	14	18	nC
Q <sub>gs</sub>	Gate-Source Charge		--	2.9	--	nC
Q <sub>gd</sub>	Gate-Drain Charge		(Note 4)	--	9.2	--
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current		--	--	15.6	A
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current		--	--	62.4	A
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 15.6 A	--	--	1.5	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 19 A,	--	80	--	ns
Q <sub>rr</sub>	Reverse Recovery Charge	dI <sub>F</sub> / dt = 100 A/μs	--	0.195	--	μC

**Notes:**

1. Repetitive rating : pulse-width limited by maximum junction temperature.
2. L = 1.35 mH, I<sub>AS</sub> = 15.6 A, V<sub>DD</sub> = 25 V, R<sub>G</sub> = 25 Ω, starting T<sub>J</sub> = 25°C.
3. I<sub>SD</sub> ≤ 19 A, di/dt ≤ 300 A/μs, V<sub>DD</sub> ≤ BV<sub>DSS</sub>, starting T<sub>J</sub> = 25°C.
4. Essentially independent of operating temperature.

## Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics






Figure 6. Gate Charge Characteristics


**Typical Characteristics** (Continued)




**Figure 7. Breakdown Voltage Variation vs. Temperature**




**Figure 8. On-Resistance Variation vs. Temperature**



**Figure 9. Maximum Safe Operating Area**



**Figure 10. Maximum Drain Current vs. Case Temperature**



**Figure 11. Transient Thermal Response Curve**




Figure 12. Gate Charge Test Circuit & Waveform




Figure 13. Resistive Switching Test Circuit & Waveforms




Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms





Figure 15. Peak Diode Recovery  $dv/dt$  Test Circuit & Waveforms

## Mechanical Dimensions



**Figure 16. TO252 (D-PAK), Molded, 3-Lead, Option AA&AB**

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

[http://www.fairchildsemi.com/package/packageDetails.html?id=PN\\_TT252-003](http://www.fairchildsemi.com/package/packageDetails.html?id=PN_TT252-003)





# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Fairchild Semiconductor:](#)

[FQD19N10LTM](#)