

# SMARTRECTIFIER™ CONTROL IC

#### **Features**

- · Secondary side high speed SR controller
- DCM, CrCM and CCM flyback topologies
- 200 V proprietary IC technology
- Max 500 KHz switching frequency
- Anti-bounce logic and UVLO protection
- 7 A peak turn off drive current
- Micropower start-up & ultra low quiescent current
- 10.7 / 14.5 V gate drive clamp
- 50ns turn-off propagation delay
- Vcc range from 11.3 V to 20 V
- Direct sensing of MOSFET drain voltage
- Minimal component count
- Simple design
- Lead-free
- Compatible with 1 W Standby, Energy Star, CECP, etc.

# **Typical Applications**

 LCD & PDP TV, Telecom SMPS, AC-DC adapters, ATX SMPS, Server SMPS

### **Product Summary**

Topology		Flyback			
VD		200 V			
V	IR1167A	10.7 V			
V <sub>OUT</sub>	IR1167B	14.5 V			
I <sub>o+</sub> & I <sub>o-</sub> (typ.	.)	+2 A / -7 A			
Turn on Pro Delay (typ.)	pagation	60 ns			
Turn off Pro Delay (typ.)	pagation	40 ns			

# **Package Options**



# **Ordering Information**

Daga Bart Namelan	Bashana Tuna	Standard F	ack	Complete Part Number	
Base Part Number	Package Type	Form	Quantity	Complete Part Number	
IR1167AS	SOLCON	Tape and Reel	2500	IR1167ASTRPBF	
IR1167BS	SOIC8N	Tape and Reel	2500	IR1167BSTRPBF	



# **Typical Connection Diagram**






Table of Contents	Page
Ordering Information	1
Description	4
Absolute Maximum Ratings	5
Electrical Characteristics	6
Functional Block Diagram	8
Lead Definitions	9
Lead Assignments	9
Detailed Pin Description	10
Application Information and Additional Details	11
Package Details	22
Tape and Reel Details	23
Part Marking Information	24
Qualification Information	25



# **Description**

IR1167S is a smart secondary side driver IC designed to drive N-Channel power MOSFETs used as synchronous rectifiers in isolated Flyback converters. The IC can control one or more paralleled N-MOSFETs to emulate the behavior of Schottky diode rectifiers. The drain to source voltage is sensed differentially to determine the polarity of the current and turn the power switch on and off in proximity of the zero current transition. Ruggedness and noise immunity are accomplished using an advanced blanking scheme and double-pulse suppression which allow reliable operation in continuous, discontinuous and critical current mode operation and both fixed and variable frequency modes.



# **Absolute Maximum Ratings**

Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions are not implied. All voltages are absolute voltages referenced to GND. Thermal resistance and power dissipation are measured under board mounted and still air conditions.

Parameters	Symbol	Min.	Max.	Units	Remarks
Supply Voltage	Vcc	-0.3	20		
Enable Voltage	$V_{EN}$	-0.3	20		
Cont. Drain Sense Voltage	V <sub>D</sub>	-3	200	] <sub>v</sub>	
Pulse Drain Sense Voltage	$V_D$	-5	200	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Source Sense Voltage	Vs	-3	20		
Gate Voltage	$V_{GATE}$	-0.3	20		V <sub>CC</sub> =20V, Gate off
Operating Junction Temperature	TJ	-40	150	°C	
Storage Temperature	Ts	-55	150		
Thermal Resistance	$R_{\theta JA}$		128	°C/W	SOIC-8
Package Power Dissipation	P <sub>D</sub>		970	mW	SOIC-8, T <sub>AMB</sub> =25°C
ESD Protection	V <sub>ESD</sub>		2	kV	Human Body Model <sup>†</sup>
Switching Frequency	fsw		500	kHz	

<sup>†</sup> Per EIA/JESD22-A114-B (discharging a 100pF capacitor through a 1.5k $\Omega$  series resistor).



### **Electrical Characteristics**

The electrical characteristics involve the spread of values guaranteed within the specified supply voltage and junction temperature range  $T_J$  from  $-25^\circ$  C to  $125^\circ$ C. Typical values represent the median values, which are related to  $25^\circ$ C. If not otherwise stated, a supply voltage of  $V_{CC}$  =15V is assumed for test condition.

### **Supply Section**

Parameter	rs	Symbol	Min.	Тур.	Max.	Units	Remarks
Supply Voltage Operating Range		V <sub>CC</sub>	12		18		GBD
V <sub>CC</sub> Turn On Thres	hold	V <sub>CC ON</sub>	9.8	10.5	11.3	V	
V <sub>CC</sub> Turn Off Thres (Under Voltage Loc		V <sub>CC UVLO</sub>	8.4	9	9.7	V	
V <sub>CC</sub> Turn On/Off Hy	/steresis	V <sub>CC HYST</sub>	1.4	1.55	1.7		
	IR1167A			8.5	10		C <sub>LOAD</sub> =1nF, fsw=400kHz
Operating Current	IKTIOTA	I <sub>CC</sub>		50	65		C <sub>LOAD</sub> =10nF, f <sub>SW</sub> =400kHz
Operating Current	IR1167B			10.3	12	mA	C <sub>LOAD</sub> =1nF, fsw=400kHz
				66	80		C <sub>LOAD</sub> =10nF, fsw=400kHz
Quiescent Current		I <sub>QCC</sub>		1.8	2.2		
Start-up Current		I <sub>CC START</sub>		100	200		V <sub>CC</sub> =V <sub>CC ON</sub> - 0.1V
Sleep Current		I <sub>SLEEP</sub>		150	200	μA	V <sub>EN</sub> =0V, V <sub>CC</sub> =15V
Enable Voltage High		V <sub>ENHI</sub>	2.15	2.75	3.2	V	
Enable Voltage Lov	V	$V_{ENLO}$	1.2	1.6	2	V	
Enable Pull-up Res	istance	R <sub>EN</sub>	•	1.5		MΩ	GBD

### **Comparator Section**

Parameters	Symbol	Min.	Тур.	Max.	Units	Remarks
		-7	-3.5	0		$OVT = 0V, V_S = 0V$
Turn-off Threshold	$V_{TH1}$	-15	-10.5	-7		OVT floating, V <sub>S</sub> =0V
		-23	-19	-15	mV	OVT = V <sub>CC</sub> , V <sub>S</sub> =0V
Turn-on Threshold	$V_{TH2}$	-150		-50		
Hysteresis	V <sub>HYST</sub>		55			
Innut Diag Current	I <sub>IBIAS1</sub>		1	7.5		$V_D = -50 \text{mV}$
Input Bias Current	I <sub>IBIAS2</sub>		30	100	μA	$V_D = 200V$
Comparator Input Offset	V <sub>OFFSET</sub>			2	mV	GBD
Input CM Voltage Range	V <sub>CM</sub>	-0.15		2	V	

### **One-Shot Section**

Parameters	Symbol	Min.	Typ.	Max.	Units	Remarks
		0	15	25		
Blanking pulse duration	t <sub>BLANK</sub>	9	10	20	μs	
Reset Threshold	\ \/		2.5		V	V <sub>CC</sub> =10V - GBD
Reset infeshold	$V_{TH3}$		5.4			V <sub>CC</sub> =20V - GBD
Hysteresis	$V_{HYST3}$		40		mV	V <sub>CC</sub> =10V - GBD



### **Electrical Characteristics**

The electrical characteristics involve the spread of values guaranteed within the specified supply voltage and junction temperature range  $T_J$  from  $-25^\circ$  C to  $125^\circ$ C. Typical values represent the median values, which are related to  $25^\circ$ C. If not otherwise stated, a supply voltage of  $V_{CC}$  =15V is assumed for test condition.

#### **Minimum On Time Section**


Parameters	Symbol	Min.	Тур.	Max.	Units	Remarks	
Minimum on time	_	190	240	290	ns	$R_{MOT} = 5k\Omega, V_{CC} = 12V$	
Minimum on time	I ONmin	2.4	3	3.6	μs	$R_{MOT} = 75k\Omega, V_{CC} = 12V$	

#### **Gate Driver Section**

Paramete	rs	Symbol	Min.	Тур.	Max.	Units	Remarks
Gate Low Voltage		$V_{GLO}$		0.3	0.5		I <sub>GATE</sub> = 200mA
Coto Lligh Voltage	IR1167A	\/	9	10.7	12.5	V	V <sub>CC</sub> =12V-18V (internally clamped)
Gate High Voltage	IR1167B	V <sub>GTH</sub>	12	14.5	16.5		V <sub>CC</sub> =12V-18V (internally clamped)
Diag Time		t <sub>r1</sub>		18			C <sub>LOAD</sub> = 1nF, V <sub>CC</sub> =12V
Rise Time		t <sub>r2</sub>		125			$C_{LOAD} = 10nF, V_{CC}=12V$
- u -		t <sub>f1</sub>		10			C <sub>LOAD</sub> = 1nF, V <sub>CC</sub> =12V
Fall Time		t <sub>f2</sub>		30		ns	C <sub>LOAD</sub> = 10nF, V <sub>CC</sub> =12V
Turn on Propagatio	n Delay	t <sub>Don</sub>		60	80		V <sub>DS</sub> to V <sub>GATE</sub> -100mV overdrive
Turn off Propagatio	n Delay	t <sub>Doff</sub>		40	65		V <sub>DS</sub> to V <sub>GATE</sub> -100mV overdrive
Pull up Resistance		r <sub>up</sub>		4		0	I <sub>GATE</sub> = 1A - GBD
Pull down Resistance		r <sub>down</sub>		0.7		Ω	I <sub>GATE</sub> = -200mA
Output Peak Current (source)		I <sub>O source</sub>		2		۸	C 10xF CDD
Output Peak Currer	nt (sink)	I <sub>O sink</sub>		7		A	C <sub>LOAD</sub> = 10nF - GBD



# **Functional Block Diagram**






# **Lead Definitions**

PIN#	Symbol	Description
1	VCC	Supply Voltage
2	OVT	Offset Voltage Trimming
3	MOT	Minimum On Time
4	EN	Enable
5	VD	FET Drain Sensing
6	VS	FET Source Sensing
7	GND	Ground
8	GATE	Gate Drive Output

**Lead Assignments** 





# **Detailed Pin Description**

#### **VCC: Power Supply**

This is the supply voltage pin of the IC and it is monitored by the under voltage lockout circuit. It is possible to turn off the IC by pulling this pin below the minimum turn off threshold voltage, without damage to the IC.

To prevent noise problems, a bypass ceramic capacitor connected to Vcc and GND should be placed as close as possible to the IR1167S. This pin is internally clamped.

#### **OVT: Offset Voltage Trimming**

The OVT pin will program the amount of input offset voltage for the turn-off threshold VTH1.

The pin can be optionally tied to ground, to VCC or left floating, to select 3 ranges of input offset trimming.

This programming feature allows for accommodating different R<sub>DSon</sub> MOSFETs.

#### **MOT: Minimum On Time**

The MOT programming pin controls the amount of minimum on time. Once VTH2 is crossed for the first time, the gate signal will become active and turn on the power FET. Spurious ringings and oscillations can trigger the input comparator off. The MOT blanks the input comparator keeping the FET on for a minimum time.

The MOT is programmed between 200ns and 3us (typ.) by using a resistor referenced to GND.

#### **EN: Enable**

This pin is used to activate the IC "sleep" mode by pulling the voltage level below 2.5V (typ). In sleep mode the IC will consume a minimum amount of current. However all switching functions will be disabled and the gate will be inactive. The EN pin voltage cannot linger between the Enable low and Enable high thresholds. The pin is intended to operate as a switch with the pin voltage either above or below the threshold range. The Enable control pin (EN) is not intended to operate at high frequency. For proper operation, EN positive pulse width needs to be longer than 20µs, EN negative pulse width needs to be longer than 10µs.

Please refer to Figure 22B for the definition of EN pulse width.

#### **VD: Drain Voltage Sense**

VD is the voltage sense pin for the power MOSFET Drain. This is a high voltage pin and particular care must be taken in properly routing the connection to the power MOSFET drain.

Additional filtering and or current limiting on this pin is not recommended as it would limit switching performance of the IC.

#### **VS: Source Voltage Sense**

VS is the differential sense pin for the power MOSFET Source. This pin must not be connected directly to the power ground pin (7) but must be used to create a Kelvin contact as close as possible to the power MOSFET source pin.

#### **GND: Ground**

This is ground potential pin of the integrated control circuit. The internal devices and gate driver are referenced to this point.

#### **GATE: Gate Drive Output**

This is the gate drive output of the IC. Drive voltage is internally limited and provides 2A peak source and 7A peak sink capability. Although this pin can be directly connected to the power MOSFET gate, the use of minimal gate resistor is recommended, especially when putting multiple FETs in parallel.


Care must be taken in order to keep the gate loop as short and as small as possible in order to achieve optimal switching performance.

© 2013 International Rectifier Nov 6, 2013



# **Application Information and Additional Details**

#### State Diagram



#### **UVLO/Sleep Mode**

The IC remains in the UVLO condition until the voltage on the VCC pin exceeds the VCC turn on threshold voltage,  $V_{CC}$  on. During the time the IC remains in the UVLO state, the gate drive circuit is inactive and the IC draws a quiescent current of  $I_{CC}$  start. The UVLO mode is accessible from any other state of operation whenever the IC supply voltage condition of VCC <  $V_{CC}$  UVLO occurs.

The sleep mode is initiated by pulling the EN pin below 2.5V (typ). In this mode the IC is essentially shut down and draws a very low quiescent supply current.

#### **Normal Mode**

The IC enters in normal operating mode once the UVLO voltage has been exceeded. At this point the gate driver is operating and the IC will draw a maximum of Icc from the supply voltage source.



# **General Description**

The IR1167 Smart Rectifier IC can emulate the operation of diode rectifier by properly driving a Synchronous Rectifier (SR) MOSFET. The direction of the rectified current is sensed by the input comparator using the power MOSFET R pson as a shunt resistance and the GATE pin of the MOSFET is driven accordingly. Internal blanking logic is used to prevent spurious transitions and guarantee operation in continuous (CCM), discountinuous (DCM) and critical (CrCM) conduction mode.




Figure 1: Input comparator thresholds

### **Flyback Application**

The modes of operation for a Flyback circuit differ mainly for the turn-off phase of the SR switch, while the turn-on phase of the secondary switch (which corresponds to the turn off of the primary side switch) is identical.

### Turn-on phase

When the conduction phase of the SR FET is initiated, current will start flowing through its body diode, generating a negative Vps voltage across it. The body diode has generally a much higher voltage drop than the one caused by the MOSFET on resistance and therefore will trigger the turn-on threshold VTH2.

At that point the IR1167 will drive the gate of MOSFET on which will in turn cause the conduction voltage Vps to drop down. This drop is usually accompanied by some amount of ringing, that can trigger the input comparator to turn off; hence, a Minimum On Time (MOT) blanking period is used that will maintain the power MOSFET on for a minimum amount of time. The programmed MOT will limit also the minimum duty cycle of the SR MOSFET and, as a consequence, the max duty cycle of the primary side switch.

### DCM/CrCM Turn-off phase

Once the SR MOSFET has been turned on, it will remain on until the rectified current will decay to the level where VDS will cross the turn-off threshold VTH1. This will happen differently depending on the mode of operation.

In DCM the current will cross the threshold with a relatively low dl/dt. Once the threshold is crossed, the current will start flowing again through the body diode, causing the Vps voltage to jump negative. Depending on the amount of residual current, VDS may trigger once again the turn on threshold: for this reason VTH2 is blanked for a certain amount of time (TBLANK) after V<sub>TH1</sub> has been triggered.

The blanking time is internally set. As soon as VDs crosses the positive threshold VTH3 also the blanking time is terminated and the IC is ready for next conduction cycle.






Figure 2: Primary and secondary currents and voltages for DCM mode




Figure 3: Primary and secondary currents and voltages for CrCM mode

### **CCM Turn-off phase**

In CCM mode the turn off transition is much steeper and dl/dt involved is much higher. The turn on phase is identical to DCM or CrCM and therefore won't be repeated here.

During the SR FET conduction phase the current will decay linearly, and so will VDS on the SR FET.

Once the primary switch will start to turn back on, the SR FET current will rapidly decrease crossing VTH1 and turning the gate off. The turn off speed is critical to avoid cross conduction on the primary side and reduce switching losses.

Also in this case a blanking period will be applied, but given the very fast nature of this transition, it will be reset as soon as VDS crosses VTH3.

> © 2013 International Rectifier Nov 6, 2013






Figure 4: Primary and secondary currents and voltages for CCM mode




Figure 5: Secondary side CCM operation







Figure 6: Secondary side DCM/CrCM operation





11 VCC UVLO Threshold (V) 10 9 VCC ON 8 -50 0 50 100 150 Temperature ( °C )

Figure 7: Supply Current vs. Supply Voltage

Figure 8: Undervoltage Lockout vs. Temperature




Figure 9: V<sub>TH1</sub> vs. Temperature




Figure 10: V<sub>TH2</sub> vs. Tempature






Figure 11: Comparator Hysteresis vs. Temperature




Figure 12: V<sub>TH1</sub> vs. Temperature and Common Mode (OVT = GND)




Figure 13: V<sub>TH2</sub> vs. Temperature and Common Mode (OVT = GND)




Figure 14: Comparator Hysteresis vs. Temperature and Common Mode (OVT = GND)




Figure 15: MOT vs. Temperature




Figure 16: Input Bias Current vs. V<sub>D</sub>






Figure 17: Max.  $V_{CC}$  Voltage vs. Synchronous Rectifier Switching Freq,  $T_J$  = 125°C,  $T_{IC}$  = 85°C, external  $R_G$  =  $1\Omega$ ,  $1\Omega$  HEXFET Gate Resistance Included




Max. Synchronous HEXFET Switching Frequency (kHz)

Figure 18: Max.  $V_{CC}$  Voltage vs. Synchronous Rectifier Switching Freq,  $T_J$  = 125°C,  $T_{IC}$  = 85°C, external  $R_G$  =  $2\Omega$ ,  $1\Omega$  HEXFET Gate Resistance Included





Max. Synchronous HEXFET Switching Frequency (kHz) Figure 19: Max.  $V_{CC}$  Voltage vs. Synchronous Rectifier Switching Freq,  $T_J$  = 125°C,  $T_{IC}$  = 85°C, external  $R_G$  =  $4\Omega$ ,  $1\Omega$  HEXFET Gate Resistance Included



Maximum Synchronous HEXFET Switching Frequency (kHz) Figure 20: Max.  $V_{CC}$  Voltage vs. Synchronous Rectifier Switching Freq,  $T_J$  = 125°C,  $T_{IC}$  = 85°C, external  $R_G$  =  $6\Omega$ ,  $1\Omega$  HEXFET Gate Resistance Included

Figures 17 - 20 show the maximum allowable  $V_{CC}$  voltage vs. maximum switching frequency for different loads which are calculated using the design methodology discussed in AN1087






Figure 21: V<sub>CC</sub> Under Voltage Lockout




Figure 22A: Timing Diagram







Figure 22B: Enable Timing Waveform




# Package Details: SOIC8N






# Tape and Reel Details: SOIC8N



#### CARRIER TAPE DIMENSION FOR 8SOICN

	Me	tric	Imperial		
Code	Min	Max	Min	Max	
Α	7.90	8.10	0.311	0.318	
В	3.90	4.10	0.153	0.161	
C	11.70	12.30	0.46	0.484	
D	5.45	5.55	0.214	0.218	
E	6.30	6.50	0.248	0.255	
F	5.10	5.30	0.200	0.208	
G	1.50	n/a	0.059	n/a	
Н	1.50	1.60	0.059	0.062	




#### **REEL DIMENSIONS FOR 8SOICN**

	Me	etric	Imperial					
Code	Min	Max	Min	Max				
Α	329.60	330.25	12.976	13.001				
В	20.95	21.45	0.824	0.844				
С	12.80	13.20	0.503	0.519				
D	1.95	2.45	0.767	0.096				
E	98.00	102.00	3.858	4.015				
F	n/a	18.40	n/a	0.724				
G	14.50	17.10	0.570	0.673				
Н	12.40	14.40	0.488	0.566				



# **Part Marking Information**





# Qualification Information<sup>†</sup>

4	
Qualification Level	Industrial <sup>††</sup>
	Comments: This family of ICs has passed JEDEC's Industrial
	qualification. IR's Consumer qualification level is granted by
	extension of the higher Industrial level.
Moisture Sensitivity Level	MSL2 <sup>†††</sup> 260°C
	(per IPC/JEDEC J-STD-020)
RoHS Compliant	Yes

- † Qualification standards can be found at International Rectifier's web site http://www.irf.com/
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- ††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center <a href="http://www.irf.com/technical-info/">http://www.irf.com/technical-info/</a>

#### **WORLD HEADQUARTERS:**

233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

International Rectifier:

IR1167ASTRPBF IR1167BSTRPBF