

Enpirion® Power Datasheet

EN6347QA 4A PowerSoC Voltage Mode Synchronous PWM Buck with Integrated Inductor

Description

The EN6347QA is a Power System on a Chip (PowerSoC) DC-DC converter that is AEC-Q100 qualified for automotive applications. It integrates MOSFET switches, small-signal circuits, compensation, and the inductor in an advanced 4mm x 7mm x 1.85mm 38-pin QFN package.

The EN6347QA is specifically designed to meet the precise voltage and fast transient requirements of present and future high-performance, low-power processor, DSP, FPGA, memory boards and system level applications in distributed power architecture. The device's advanced circuit techniques, ultra high switching frequency, and proprietary integrated inductor technology deliver high-quality, ultra compact, non-isolated DC-DC conversion.

The Altera Enpirion power solution significantly helps in system design and productivity by offering greatly simplified board design, layout and manufacturing requirements. In addition, a reduction in the number of vendors required for the complete power solution helps to enable an overall system cost savings.

All Enpirion products are RoHS compliant and leadfree manufacturing environment compatible.

Features

- Integrated Inductor, MOSFETs, Controller
- -40°C to +105°C Ambient Temperature Range
- AEC-Q100 Qualified for Automotive Applications
- Up to 4A Continuous Operating Current
- High Efficiency (Up to 95%)
- Frequency Synchronization to External Clock
- Input Voltage Range (2.5V to 6.6V)
- Programmable Light Load Mode
- Optimized Total Solution Size (90mm²)
- Output Enable Pin and Power OK
- Programmable Soft-Start
- Thermal Shutdown, Over-Current, Short Circuit, and Under-Voltage Protection
- RoHS Compliant, MSL Level 3, 260°C Reflow

Applications

- Automotive Applications
- Point of Load Regulation for Low-Power, ASICs Multi-Core and Communication Processors, DSPs, FPGAs and Distributed Power Architectures
- High Efficiency 12V Intermediate Bus Architectures
- Beat Frequency/Noise Sensitive Applications




Figure 1. Simplified Applications Circuit

June 26, 2015




Figure 2. Highest Efficiency in Smallest Solution Size

Ordering Information

Part Number	Package Markings	T _A (°C)	Package Description
EN6347QA	N6347A	-40 to +105	38-pin (4mm x 7mm x 1.85mm) QFN T&R
EVB- EN6347QA	N6347A		QFN Evaluation Board

Packing and Marking Information: www.altera.com/support/reliability/packing/rel-packing-and-marking.html

Pin Assignments (Top View)




Figure 3: Pin Out Diagram (Top View)

NOTE A: NC pins are not to be electrically connected to each other or to any external signal, ground, or voltage. However, they must be soldered to the PCB. Failure to follow this guideline may result in part malfunction or damage.

NOTE B: Shaded area highlights exposed metal below the package that is not to be mechanically or electrically connected to the PCB. Refer to Figure 10 for details.

NOTE C: White 'dot' on top left is pin 1 indicator on top of the device package.

Pin Description

PIN	NAME	FUNCTION
1-2, 12, 34-38	NC(SW)	NO CONNECT – These pins are internally connected to the common switching node of the internal MOSFETs. They are not to be electrically connected to any external signal, ground, or voltage. Failure to follow this guideline may result in damage to the device.
3-4	NC	NO CONNECT – These pins may be internally connected. Do not connect to each other or to any other electrical signal. Failure to follow this guideline may result in device damage.
5-11	VOUT	Regulated converter output. Connect these pins to the load and place output capacitor between these pins and PGND pins 13-15.
13-18	PGND	Input/Output power ground. Connect these pins to the ground electrode of the input and output filter capacitors. See VOUT and PVIN pin descriptions for more details.

PIN	NAME	FUNCTION
19-21	PVIN	Input power supply. Connect to input power supply. Decouple with input capacitor to PGND pins 16-18.
22	PG	PMOS gate. Connect an optional 560 Ohm resistor from PVIN to PG. An optional capacitor (22nF) may be placed from PG to BTMP to help filter PG in noisy environments. May be left floating if filters are not used.
23	BTMP	Bottom plate ground. See Pin 22 description.
24	VDDB	Internal regulated voltage used for the internal control circuitry. An optional capacitor (220nF) may be placed from VDDB to BGND to help filter the VDDB output in noisy environments. May be left floating if filters are not used.
25	BGND	Ground for VDDB. Do not connect BGND to any other ground. See pin 24 description.
26	LLM/ SYNC	Dual function pin providing LLM Enable and External Clock Synchronization (see Application Section). At static Logic HIGH, device will allow automatic engagement of light load mode. At static logic LOW, the device is forced into PWM only. A clocked input to this pin will synchronize the internal switching frequency to the external signal. If this pin is left floating, it will pull to a static logic high, enabling LLM.
27	ENABLE	Input Enable. Applying logic high enables the output and initiates a soft-start. Applying logic low discharges the output through a soft-shutdown.
28	POK	Power OK is an open drain transistor used for power system state indication. POK is logic high when VOUT is within -10% of VOUT nominal.
29	RLLM	Programmable LLM engage resistor to AGND allows for adjustment of load current at which Light-Load Mode engages. Can be left open for PWM only operation.
30	SS	Soft-Start node. The soft-start capacitor is connected between this pin and AGND. The value of this capacitor determines the startup time.
31	VFB	External Feedback Input. The feedback loop is closed through this pin. A voltage divider at VOUT is used to set the output voltage. The midpoint of the divider is connected to VFB. A phase lead capacitor from this pin to VOUT is also required to stabilize the loop.
32	AGND	Analog Ground. This is the controller ground return. Connect to a quiet ground.
33	AVIN	Input power supply for the controller. Connect to input voltage at a quiet point.
39	PGND	Device thermal pad to be connected to the system GND plane. See Layout Recommendations section.

Absolute Maximum Ratings

CAUTION: Absolute Maximum ratings are stress ratings only. Functional operation beyond the recommended operating conditions is not implied. Stress beyond the absolute maximum ratings may impair device life. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Voltages on : PVIN, AVIN, VOUT		-0.3	7.0	V
Voltages on: ENABLE, POK, LLM/SYNC, PG		-0.3	V _{IN} +0.3	V
Voltages on: VFB, SS, RLLM, VDDB		-0.3	2.5	V
Storage Temperature Range	T _{STG}	-65	150	°C
Maximum Operating Junction Temperature	T _{J-ABS Max}		150	°C
Reflow Temp, 10 Sec, MSL3 JEDEC J-STD-020A			260	°C
ESD Rating (based on Human Body Model)			2000	V
ESD Rating (based on CDM)			500	V

Recommended Operating Conditions

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Voltage Range	V_{IN}	2.5	6.6	V
Output Voltage Range (Note 1)	V_{OUT}	0.75	$V_{IN} - V_{DO}$	V
Output Current	I _{OUT}		4	А

June 26, 2015

PARAMETER	SYMBOL	MIN	MAX	UNITS
Operating Ambient Temperature	T _A	-40	+105	°C
Operating Junction Temperature	TJ	-40	+125	°C

Thermal Characteristics

PARAMETER	SYMBOL	TYP	UNITS
Thermal Shutdown	T _{SD}	160	°C
Thermal Shutdown Hysteresis	T _{SDH}	35	°C
Thermal Resistance: Junction to Ambient (0 LFM) (Note 2)	θ_{JA}	30	°C/W
Thermal Resistance: Junction to Case (0 LFM)	$\theta_{\sf JC}$	3	°C/W

 $\textbf{Note 1}: V_{DO} \text{ (dropout voltage) is defined as (} I_{LOAD} \text{ x Dropout Resistance)}. \text{ Please refer to Electrical Characteristics Table}.$

Note 2: Based on 2oz. external copper layers and proper thermal design in line with EIJ/JEDEC JESD51-7 standard for high thermal conductivity boards.

Electrical Characteristics

NOTE: V_{IN} =6.6V, Minimum and Maximum values are over operating ambient temperature range unless otherwise noted. Typical values are at T_A = 25°C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Operating Input Voltage	V _{IN}		2.5		6.6	V
Under Voltage Lock- out – V _{IN} Rising	V _{UVLOR}	Voltage above which UVLO is not asserted		2.3		V
Under Voltage Lock- out – V _{IN} Falling	V _{UVLOF}	Voltage below which UVLO is asserted		2.075		V
Shut-Down Supply Current	Is	ENABLE=0V		100		μΑ
Operating Quiescent Current	IQ	LLM/SYNC = High		650		μΑ
Feedback Pin Voltage EN6347QA	V _{FB}	Feedback node voltage at: VIN = 5V, ILOAD = 0, TA = 25°C (Note 6)	0.7425	0.75	0.7575	V
Feedback Pin Voltage EN6347QA	V _{FB}	Feedback node voltage at: 3.0V ≤ V _{IN} ≤ 6.0V 0A ≤ ILOAD ≤ 4A	0.735	0.75	0.765	V
Feedback pin Input Leakage Current (Note 3)	I _{FB}	VFB pin input leakage current	-5		5	nA
V _{OUT} Rise Time (Note 3)	t _{RISE}	Measured from when $V_{\text{IN}} > V_{\text{UVLOR}}$ & ENABLE pin voltage crosses its logic high threshold to when V_{OUT} reaches its final value. $C_{\text{SS}} = 15 \text{ nF}$	0.9	1.2	1.5	ms
Soft Start Capacitor Range	C _{SS_RANGE}		10	47	68	nF
Output Drop Out Voltage Resistance (Note 3)	V _{DO} R _{DO}	V _{INMIN} - V _{OUT} at Full load Input to Output Resistance		210 70	315 105	mV mΩ
Continuous Output Current	I _{OUT}	PWM mode LLM mode (Note 4)	0 0.002		4 4	А

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Over Current Trip Level	I _{OCP}	V _{IN} = 5V, V _{OUT} = 1.2V		5		А
Disable Threshold	V _{DISABLE}	ENABLE pin logic low.	0.0		0.6	V
ENABLE Threshold	V _{ENABLE}	ENABLE pin logic high 2.5V ≤ V _{IN} ≤ 6.6V	1.8		V _{IN}	V
ENABLE Lockout Time	T _{ENLOCKOUT}			3.2		ms
ENABLE pin Input Current (Note 3)	I _{ENABLE}	ENABLE pin has ~180kΩ pull down		40		μА
Switching Frequency (Free Running)	F _{SW}	Free Running frequency of oscillator		3		MHz
External SYNC Clock Frequency Lock Range	F _{PLL_LOCK}	Range of SYNC clock frequency	2.5		3.5	MHz
SYNC Input Threshold - Low (LLM/SYNC PIN)	V _{SYNC_LO}	SYNC Clock Logic Level			0.8	V
SYNC Input Threshold - High (LLM/SYNC PIN) (Note 5)	V _{SYNC_HI}	SYNC Clock Logic Level	1.8		2.5	V
POK Lower Threshold	POK _{LT}	Output voltage as a fraction of expected output voltage		90		%
POK Output low Voltage	V _{POKL}	With 4mA current sink into POK			0.4	V
POK Output Hi Voltage	V _{POKH}	$2.5V \le V_{IN} \le 6.6V$			V _{IN}	V
POK pin V _{OH} leakage current (Note 3)	I _{POKL}	POK high			1	μΑ
LLM Engage Headroom		Minimum V _{IN} -V _{OUT} to ensure proper LLM operation		800		mV
LLM Logic Low (LLM/SYNC PIN)	V _{LLM_LO}	LLM Static Logic Level			0.3	V
LLM Logic High (LLM/SYNC PIN)	V _{LLM_HI}	LLM Static Logic Level	1.5			V
LLM/SYNC Pin Current		LLM/SYNC Pin is <2.5V		<100		nA


Note 3: Parameter not production tested but is guaranteed by design.


Note 4: LLM operation is normally only guaranteed above the minimum specified output current.


Note 5: For proper operation of the synchronization circuit, the high-level amplitude of the SYNC signal should not be above 2.5V.


Note 6: The VFB pin is a sensitive node. Do not touch VFB while the device is in regulation.


Typical Performance Curves



















Typical Performance Curves (Continued)



















Typical Performance Curves (Continued)

















10318

Typical Performance Curves (Continued)









Typical Performance Characteristics


Output Ripple at 20MHz Bandwidth




Output Ripple at 20MHz Bandwidth




LLM Output Ripple at 100mA




Output Ripple at 500MHz Bandwidth



Output Ripple at 500MHz Bandwidth




LLM Output Ripple at 100mA




Typical Performance Characteristics (Continued)


Enable Power Up/Down




Enable Power Up/Down




LLM Load Transient from 0.01 to 4A




LLM Load Transient from 0.01 to 4A



PWM Load Transient from 0 to 4A



PWM Load Transient from 0 to 4A



Functional Block Diagram




Figure 4: Functional Block Diagram

Functional Description

Synchronous Buck Converter

The EN6347QA is a synchronous, programmable power supply with integrated power MOSFET switches and integrated inductor. The nominal input voltage range is 2.5V to 6.6V. The output voltage is programmed using an external resistor divider network. The control loop is voltage-mode with a type III compensation network. Much of the compensation circuitry is internal to the device. However, a phase lead capacitor is required along with the output voltage feedback resistor divider to complete the type III compensation network. The device uses a low-noise PWM topology and also integrates a unique light-load mode (LLM) to improve efficiency at light output load currents. LLM can be disabled with a logic pin. Up to 4A of continuous output current can be drawn from this converter. The 3 MHz switching frequency allows the use of small size input / output capacitors, and enables wide loop bandwidth within a small foot print.

Protection Features:

The power supply has the following protection features:

- Over-current protection (to protect the IC from excessive load current)
- Thermal shutdown with hysteresis.
- Under-voltage lockout circuit to keep the converter output off while the input voltage is less than 2.3V.

Additional Features:

- The switching frequency can be phase-locked to an external clock to eliminate or move beat frequency tones out of band.
- Soft-start circuit allowing controlled startup when the converter is initially powered up. The soft start time is programmable with an appropriate choice of soft start capacitor.
- Power good circuit indicating the output voltage is greater than 90% of programmed value as long as feedback loop is closed.
- To maintain high efficiency at low output current, the device incorporates automatic light load mode operation.

Enable Operation

The ENABLE pin provides a means to enable

normal operation or to shut down the device. When the ENABLE pin is asserted (high) the device will undergo a normal soft-start. A logic low on this pin will power the device down in a controlled manner. From the moment ENABLE goes low, there is a fixed lock out time before the output will respond to the ENABLE pin re-asserted (high). This lock out is activated for even very short logic low pulses on the ENABLE pin. The ENABLE signal must be pulled high at a slew rate faster than 1V/5µs in order to meet startup time specifications; otherwise, the device may experience a delay of 4.2ms (lock-out time) before startup occurs. See the Electrical Characteristics Table for technical specifications for this pin.

LLM/SYNC Pin

This is a dual function pin providing LLM Enable and External Clock Synchronization. At static Logic HIGH, device will allow automatic engagement of light load mode. At static logic LOW, the device is forced into PWM only. A clocked input to this pin will synchronize the internal switching frequency – LLM mode is not available if this input is clocked. If this pin is left floating, it will pull to a static logic high, enabling LLM.

Frequency Synchronization

The switching frequency of the DC/DC converter can be phase-locked to an external clock source to move unwanted beat frequencies out of band. To avail this feature, the clock source should be connected to the LLM/SYNC pin. An activity detector recognizes the presence of an external clock signal and automatically phase-locks the internal oscillator to this external clock. Phase-lock will occur as long as the clock frequency is in the range specified in the Electrical Characteristics Table. For proper operation of the synchronization circuit, the high-level amplitude of the SYNC signal should not be above 2.5V. Please note LLM is not available when synchronizing to an external frequency.

Spread Spectrum Mode

The external clock frequency may be swept between the limits specified in the Electrical Characteristics Table at repetition rates of up to 10 kHz in order to reduce EMI frequency components.

10318 June 26, 2015 R

Soft-Start Operation

During Soft-start, the output voltage is ramped up gradually upon start-up. The output rise time is controlled by the choice of soft-start capacitor, which is placed between the SS pin (30) and the AGND pin (32).

Rise Time: $T_R \approx (C_{SS}^* 80k\Omega) \pm 25\%$

During start-up of the converter, the reference voltage to the error amplifier is linearly increased to its final level by an internal current source of approximately 10uA. Typical soft-start rise time is $\sim\!\!3.8\mathrm{ms}$ with SS capacitor value of 47nF. The rise time is measured from when $V_{\text{IN}} > V_{\text{UVLOR}}$ and ENABLE pin voltage crosses its logic high threshold to when V_{OUT} reaches its programmed value. Please note LLM function is disabled during the soft-start ramp-up time.

POK Operation

The POK signal is an open drain signal (requires a pull up resistor to V_{IN} or similar voltage) from the converter indicating the output voltage is within the specified range. The POK signal will be logic high (V_{IN}) when the output voltage is above 90% of programmed V_{OUT} . If the output voltage goes below this threshold, the POK signal will be logic low.

Light Load Mode (LLM) Operation

The EN6347QA uses a proprietary light load mode to provide high efficiency at low output currents. When the LLM/SYNC pin is high, the device is in automatic LLM "Detection" mode. When the LLM/SYNC pin is low, the device is forced into PWM mode. In automatic LLM "Detection" mode (LLM connected to AVIN with $50k\Omega$), when a light load condition is detected, the device will:

- (1) Step V_{OUT} up by approximately 1.0% above the nominal operating output voltage setting, V_{NOM} and as low as -0.5% below V_{NOM} , and then
- (2) Shut down unnecessary circuitry, and then
- (3) Monitor V_{OUT} .

When V_{OUT} falls below V_{NOM} , the device will repeat (1), (2), and (3). The voltage step up, or prepositioning, improves transient droop when a load transient causes a transition from LLM mode to PWM mode. If a load transient occurs, causing V_{OUT} to fall below the threshold V_{MIN} , the device will exit LLM operation and begin normal PWM operation. Figure 5 demonstrates V_{OUT} behavior during transition into and out of LLM operation.




Figure 5: V_{OUT} behavior in LLM operation.

Many multi-mode DCDC converters suffer from a condition that occurs when the load current increases only slowly so that there is no load transient driving V_{OUT} below the V_{MIN} threshold. In this condition, the device would never exit LLM operation. This could adversely affect efficiency and cause unwanted ripple. To prevent this from occurring, the EN6347QA periodically exits LLM mode into PWM mode and measures the load current. If the load current is above the LLM threshold current, the device will remain in PWM mode. If the load current is below the LLM threshold, the device will re-enter LLM operation. There may be a small overshoot or undershoot in V_{OUT} when the device exits and re-enters LLM.

The load current at which the device will enter LLM mode is a function of input and output voltage, inductance variation and the RLLM pin resistor. The lower the RLLM resistor value, the lower the current when the device transitions from LLM into PWM mode. A $60k\Omega$ resistor from RLLM to ground is recommended for most applications. For PWM only operation, the RLLM pin can be left open.



Figure 6. Typical LLM to PWM Current vs. RLLM

To ensure normal LLM operation, LLM mode should be enabled and disabled with specific sequencing. For applications with explicit LLM pin control, enable LLM after $V_{\rm IN}$ ramp up is complete. For applications with only ENABLE controlled, tie LLM to ENABLE. Enable the device after VIN ramps up into regulation and disable the device before VIN ramps. For designs with ENABLE and LLM tied to $V_{\rm IN}$, make sure the device soft-start time is longer than the $V_{\rm IN}$ ramp-up time. LLM will start operating after the soft-start time is completed.

NOTE: For proper LLM operation the EN6347QA requires a minimum difference between V_{IN} and V_{OUT} , and a minimum LLM load requirement as specified in the Electrical Characteristics Table.

Over-Current Protection

The current limit function is achieved by sensing the current flowing through the Power PFET. When the sensed current exceeds the over current trip point, both power FETs are turned off for the remainder of the switching cycle. If the over-current condition is removed, the over-current protection circuit will enable normal PWM operation. If the over-current condition persists, the soft start capacitor will gradually discharge causing the output voltage to fall. When the OCP fault is removed, the output voltage will ramp back up to the desired voltage. This circuit is designed to provide high noise immunity.

Thermal Overload Protection

Thermal shutdown circuit will disable device operation when the Junction temperature exceeds approximately 150°C. After a thermal shutdown event, when the junction temperature drops by approximately 20°C, the converter will re-start with a normal soft-start.

Input Under-Voltage Lock-Out

Internal circuits ensure that the converter will not start switching until the input voltage is above the specified minimum voltage. Hysteresis and input de-glitch circuits ensure high noise immunity and prevent false UVLO triggers.

Compensation

The EN6347QA uses a Type III voltage mode control compensation network. As noted earlier, a piece of the compensation network is the phase lead capacitor CA in Figure 6. This network is optimized for use with about 50-100µF of output capacitance and will provide wide loop bandwidth and excellent transient performance for most applications. Voltage mode operation provides high noise immunity at light load.

In some applications, modifications to the compensation may be required. Refer to the Application Information section for more details.

10318 June 26, 2015 Rev G

Application Information

The EN6347QA output voltage is programmed using a simple resistor divider network. Since VFB is a sensitive node, do not touch the VFB node while the device is in operation as doing so may introduce parasitic capacitance into the control loop that causes the device to behave abnormally and damage may occur. Figure 6 shows the resistor divider configuration.




Figure 6: V_{OUT} Resistor Divider & Compensation Capacitor

An additional compensation capacitor C_A is also required in parallel with the upper resistor.

Input Capacitor Selection

The EN6347QA requires at least a 22µF 1206 case size X7R ceramic input capacitor. Additional input capacitors may be used in parallel to reduce input voltage spikes caused by parasitic line inductance. For applications where the input of the EN6347QA is far from the input power source, be sure to use sufficient bulk capacitors to mitigate the extra line inductance. Low-cost, low-ESR ceramic capacitors should be used as input capacitors for this converter. The dielectric must be X7R rated. Y5V or equivalent dielectric formulations must not be used as these lose too much capacitance with frequency, temperature and bias voltage. In some applications, lower value capacitors are needed in parallel with the larger, capacitors in order to provide high frequency decoupling.

Recommended Input Capacitors

Description	MFG	P/N
	Murata	GRM31CR71A226ME15
22μF, 10V, X7R, 1206	Taiyo Yuden	LMK316AB7226KL-TR
	AVX	1206ZC226KAT2A

Output Capacitor Selection

The EN6347QA requires at least one 47µF 1210 case size X7R or two 22µF 1206 case size X7R ceramic output capacitor. Additional output capacitors may be used in parallel near the load $(>4m\Omega \text{ away})$ to improve transient response as well as lower output ripple. In some cases modifications to the compensation or output filter capacitance may be required to optimize device performance such as transient response, ripple, or hold-up time. The EN6347QA provides the capability to modify the control loop response to allow for customization for such applications. Note that in Type III Voltage Mode Control, the double pole of the output filter is around $1/2\pi\sqrt{L_0 \cdot C_{out}}$, where C_{out} is the equivalent capacitance of all the output capacitors including the minimum required output capacitors that Altera recommended and the extra bulk capacitors added based on their requirement. While the compensation network was designed based on the capacitors that Altera recommended, increasing the output capacitance will shift the double pole to the direction of lower frequency, which will lower the loop bandwidth and phase margin. In most cases, this will not cause the instability due to adequate phase margin already in the design. In order to maintain a higher bandwidth as well as adequate phase margin, a slight modification of the external compensation is necessary. This can be easily implemented by increasing the leading capacitor value, Ca. In addition the ESR of the output capacitors also helps since the ESR and output capacitance forms a zero which also helps to boost the phase

Total COUT Range	Recommended C _A	Min ESR
2x 22µF	10pF	0
100μF to 250μF	27pF	0
250μF to 450μF	33pF	0
450μF to 1000μF	47pF	>4mΩ

Low ESR ceramic capacitors are required with X5R/X7R rated dielectric formulation. Y5V or equivalent dielectric formulations must not be used as these lose too much capacitance with frequency,

temperature and bias voltage.

Output ripple voltage is determined by the aggregate output capacitor impedance. Output impedance, denoted as Z, is comprised of effective series resistance, ESR, and effective series inductance, ESL:

$$Z = ESR + ESL$$

Placing output capacitors in parallel reduces the impedance and will hence result in lower PWM ripple voltage. In addition, higher output capacitance will improve overall regulation and ripple in light-load mode.

$$\frac{1}{Z_{Total}} = \frac{1}{Z_1} + \frac{1}{Z_2} + \dots + \frac{1}{Z_n}$$

Typical PWM Ripple Voltages

Output Capacitor Configuration	Typical Output Ripple (mVp-p) (as measured on EN6347QA Evaluation Board)*
1 x 47 μF	25
47 μF + 10 μF	14

^{*} Note: 20 MHz BW limit

Recommended Output Capacitors

Description	MFG	P/N
47μF, 6.3V, X7R, 1210	Murata	GRM32ER70J476ME20
	Taiyo Yuden	LMK325B7476KM-TR
22μF, 10V, X7R, 1206	Murata	GRM31CR71A226ME15
	Taiyo Yuden	LMK316AB7226KL-TR
	AVX	1206ZC226KAT2A
10μF, 10V, X7R, 0805	Murata	GRM21BR71A106KE51
	Taiyo Yuden	LMK212AB7106MG-T
	AVX	0805ZC106KAT2A

For best LLM performance, we recommend using just $2x47\mu F$ capacitors mentioned in the above table, and no $10\mu F$ capacitor.

The V_{OUT} sense point should be just after the last output filter capacitor right next to the device. Additional bulk output capacitance beyond the above recommendations can be used on the output node of the EN6347QA as long as the bulk capacitors are far enough from the V_{OUT} sense point such that they don't interfere with the control loop operation.

Power-Up

During power-up, ENABLE should not be asserted before PVIN, and PVIN should not be asserted before AVIN. Tying all three pins together meets these requirements.

The EN6347QA supports startup into a pre-biased output of up to 1.5V. The output of the EN6347QA can be pre-biased with a voltage up to 1.5V when it is first enabled

Thermal Considerations

Thermal considerations are important power supply design facts that cannot be avoided in the real world. Whenever there are power losses in a system, the heat that is generated by the power dissipation needs to be accounted for. The Enpirion PowerSoC helps alleviate some of those concerns.

The Enpirion EN6347QA DC-DC converter is packaged in a 4x7x1.85mm 38-pin QFN package. The QFN package is constructed with copper lead frames that have exposed thermal pads. The exposed thermal pad on the package should be soldered directly on to a copper ground pad on the printed circuit board (PCB) to act as a heat sink. The recommended maximum junction temperature for continuous operation is 125°C. Continuous operation above 125°C may reduce long-term reliability. The device has a thermal overload protection circuit designed to turn off the device at an approximate junction temperature value of 160°C.

The following example and calculations illustrate the thermal performance of the EN6347QA.

Example:

 $V_{IN} = 5V$

 $V_{OUT} = 3.3V$

 $I_{OUT} = 4A$

First calculate the output power.

$$P_{OUT} = 3.3 V \times 4A = 13.2 W$$

Next, determine the input power based on the efficiency (n) shown in Figure 7.




Figure 7: Efficiency vs. Output Current

For
$$V_{IN} = 5V$$
, $V_{OUT} = 3.3V$ at 4A, $\eta \approx 92\%$

$$\eta = P_{OUT} / P_{IN} = 92\% = 0.92$$

$$P_{IN} = P_{OUT} / \eta$$

$$P_{IN} \approx 13.2W / 0.92 \approx 14.35W$$

The power dissipation (P_D) is the power loss in the system and can be calculated by subtracting the output power from the input power.

$$P_D = P_{IN} - P_{OUT}$$

 $\approx 14.35W - 13.2W \approx 1.148W$

With the power dissipation known, the temperature rise in the device may be estimated based on the theta JA value (θ_{JA}). The θ_{JA} parameter estimates how much the temperature will rise in the device for every watt of power dissipation. The EN6347QA has a θ_{JA} value of 30 °C/W without airflow.

Determine the change in temperature (ΔT) based on P_D and $\theta_{\rm JA}$.

$$\Delta T = P_D \times \theta_{JA}$$

$$\Delta T \approx 1.148W \times 30^{\circ}C/W = 34.43^{\circ}C \approx 35^{\circ}C$$

The junction temperature (T_J) of the device is approximately the ambient temperature (T_A) plus the change in temperature. We assume the initial ambient temperature to be 25°C.

$$T_J = T_A + \Delta T$$

$$T_{\perp} \approx 25^{\circ}C + 35^{\circ}C \approx 60^{\circ}C$$


The maximum operating junction temperature (T_{JMAX}) of the device is 125°C, so the device can operate at a higher ambient temperature. The maximum ambient temperature (T_{AMAX}) allowed can be calculated.

$$T_{AMAX} = T_{JMAX} - P_D \times \theta_{JA}$$

$$\approx 125^{\circ}C - 35^{\circ}C \approx 90^{\circ}C$$

The maximum ambient temperature (before derating) the device can reach is 90°C given the input and output conditions. Note that the efficiency will be slightly lower at higher temperatures and this calculation is an estimate.

Engineering Schematic



Note: This schematic only shows the critical components and traces for minimum footprint with ENABLE tied to Vin in PWM mode. Alternate ENABLE configurations, and other small-signal pins need to be connected and routed according to specific customer application.

Figure 8: Engineering Schematic with Engineering Notes

Layout Recommendation

Figure 9 shows critical components and layer 1 traces of a typical EN6347QA layout with ENABLE tied to V_{IN} in PWM mode. Alternate ENABLE configurations, and other small signal pins need to be connected and routed according to specific customer application. Please see the Gerber files on the Altera website www.altera.com/enpirion for exact dimensions and other layers. Please refer to while this Figure reading the lavout recommendations in this section.

Recommendation 1: Input and output filter capacitors should be placed on the same side of the PCB, and as close to the EN6347QA package as possible. They should be connected to the device with very short and wide traces. Do not use thermal reliefs or spokes when connecting the capacitor pads to the respective nodes. The +V and GND traces between the capacitors and the EN6347QA should be as close to each other as possible so that the gap between the two nodes is minimized, even under the capacitors.

Recommendation 2: Three PGND pins are dedicated to the input circuit, and three to the output circuit. The slit in Figure 9 separating the input and output GND circuits helps minimize noise coupling between the converter input and output switching loops.

Recommendation 3: The system ground plane should be the first layer immediately below the surface layer. This ground plane should be continuous and un-interrupted below the converter and the input/output capacitors. Please see the Gerber files on the Altera website www.altera.com/enpirion.

Recommendation 4: The large thermal pad underneath the component must be connected to the system ground plane through as many vias as possible.




Figure 9: Top PCB Layer Critical Components and Copper for Minimum Footprint

The drill diameter of the vias should be 0.33mm, and the vias must have at least 1 oz. copper plating on the inside wall, making the finished hole size around 0.20-0.26mm. Do not use thermal reliefs or spokes to connect the vias to the ground plane. This connection provides the path for heat dissipation from the converter.

Recommendation 5: Multiple small vias (the same size as the thermal vias discussed in recommendation 4 should be used to connect ground terminal of the input capacitor and output capacitors to the system ground plane. It is preferred to put these vias under the capacitors along the edge of the GND copper closest to the +V copper. Please see Figure 9. These vias connect the input/output filter capacitors to the GND plane, and help reduce parasitic inductances in the input and output current loops. If the vias cannot be placed under C_{IN} and C_{OUT}, then put them just outside the capacitors along the GND slit separating the two components. Do not use thermal reliefs or spokes to connect these vias to the ground plane.

Recommendation 6: AVIN is the power supply for the internal small-signal control circuits. It should be connected to the input voltage at a quiet point. In Figure 9 this connection is made at the input capacitor close to the V_{IN}

connection.

Recommendation 7: The layer 1 metal under the device must not be more than shown in Figure 9. See the section regarding exposed metal on bottom of package. As with any switch-mode DC/DC converter, try not to run sensitive signal or control lines underneath the converter package on other layers.

Recommendation 8: The V_{OUT} sense point should be just after the last output filter capacitor. Keep the sense trace as short as

possible in order to avoid noise coupling into the control loop.

Recommendation 9: Keep R_A , C_A , and R_B close to the VFB pin (see Figures 6). The VFB pin is a high-impedance, sensitive node. Keep the trace to this pin as short as possible. Whenever possible, connect R_B directly to the AGND pin instead of going through the GND plane.

10318 June 26, 2015 Rev G

Design Considerations for Lead-Frame Based Modules

Exposed Metal on Bottom of Package

Lead-frames offer many advantages in thermal performance, in reduced electrical lead resistance, and in overall foot print. However, they do require some special considerations.

In the assembly process lead frame construction requires that, for mechanical support, some of the lead-frame cantilevers be exposed at the point where wire-bond or internal passives are attached. This results in several small pads being exposed on the bottom of the package, as shown in Figure 10.

Only the thermal pad and the perimeter pads are to be mechanically or electrically connected to the PC board. The PCB top layer under the EN6347QA should be clear of any metal (copper pours, traces, or vias) except for the thermal pad. The "shaded-out" area in Figure 10 represents the area that should be clear of any metal on the top layer of the PCB. Any layer 1 metal under the shaded-out area runs the risk of undesirable shorted connections even if it is covered by soldermask.

The solder stencil aperture should be smaller than the PCB ground pad. This will prevent excess solder from causing bridging between adjacent pins or other exposed metal under the package.




Figure 10: Lead-Frame exposed metal (Bottom View)

Shaded area highlights exposed metal that is not to be mechanically or electrically connected to the PCB.

Recommended PCB Footprint




Figure 11: EN6347QA PCB Footprint (Top View)

The solder stencil aperture for the thermal pad is shown in blue and is based on Enpirion power product manufacturing specifications.

Package and Mechanical




Figure 12: EN6347QA Package Dimensions (Bottom View)

Packing and Marking Information: www.altera.com/support/reliability/packing/rel-packing-and-marking.html

Contact Information

Altera Corporation 101 Innovation Drive San Jose, CA 95134 Phone: 408-544-7000 www.altera.com

© 2014 Altera Corporation—Confidential. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Altera:

EN6347QA EVB-EN6347QA