

Dual Channel, 128-/256-Position, I²C, **Nonvolatile Digital Potentiometer**

Data Sheet

AD5122A/AD5142A

FEATURES

10 $k\Omega$ and 100 $k\Omega$ resistance options Resistor tolerance: 8% maximum

Wiper current: ±6 mA

Low temperature coefficient: 35 ppm/°C

Wide bandwidth: 3 MHz Fast start-up time < 75 us Linear gain setting mode Single- and dual-supply operation Independent logic supply: 1.8 V to 5.5 V Wide operating temperature: -40°C to +125°C

3 mm × 3 mm package option

4 kV ESD protection

APPLICATIONS

Portable electronics level adjustment LCD panel brightness and contrast controls Programmable filters, delays, and time constants **Programmable power supplies**

GENERAL DESCRIPTION

The AD5122A/AD5142A potentiometers provide a nonvolatile solution for 128-/256-position adjustment applications, offering guaranteed low resistor tolerance errors of ±8% and up to ±6 mA current density in the Ax, Bx, and Wx pins.

The low resistor tolerance and low nominal temperature coefficient simplify open-loop applications as well as applications requiring tolerance matching.

The linear gain setting mode allows independent programming of the resistance between the digital potentiometer terminals, through R_{AW} and R_{WB} the string resistors, allowing very accurate resistor matching.

The high bandwidth and low total harmonic distortion (THD) ensure optimal performance for ac signals, making it suitable for filter design.

The low wiper resistance of only 40 Ω at the ends of the resistor array allows for pin-to-pin connection.

The wiper values can be set through an I²C-compatible digital interface that is also used to read back the wiper register and EEPROM contents.

The AD5122A/AD5142A are available in a compact, 16-lead, $3 \text{ mm} \times 3 \text{ mm}$ LFCSP and a 16-lead TSSOP. The parts are guaranteed to operate over the extended industrial temperature range of -40°C to +125°C.

Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no

 $responsibility is assumed by Analog \, Devices \, for \, its \, use, \, nor \, for \, any \, infringements \, of \, patents \, or \, other \, infringements \, or \, other \, i$ rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Table 1. Family Models

Model	Channel	Position	Interface	Package
AD5123 ¹	Quad	128	I ² C	LFCSP
AD5124	Quad	128	SPI/I ² C	LFCSP
AD5124	Quad	128	SPI	TSSOP
AD5143 ¹	Quad	256	I ² C	LFCSP
AD5144	Quad	256	SPI/I ² C	LFCSP
AD5144	Quad	256	SPI	TSSOP
AD5144A	Quad	256	I ² C	TSSOP
AD5122	Dual	128	SPI	LFCSP/TSSOP
AD5122A	Dual	128	I ² C	LFCSP/TSSOP
AD5142	Dual	256	SPI	LFCSP/TSSOP
AD5142A	Dual	256	I ² C	LFCSP/TSSOP
AD5121	Single	128	SPI/I ² C	LFCSP
AD5141	Single	256	SPI/I ² C	LFCSP

¹ Two potentiometers and two rheostats.

TABLE OF CONTENTS

Features
Applications1
Functional Block Diagram
General Description
Revision History
Specifications
Electrical Characteristics—AD5122A3
Electrical Characteristics—AD5142A6
Interface Timing Specifications9
Shift Register and Timing Diagrams10
Absolute Maximum Ratings11
Thermal Resistance
ESD Caution11
Pin Configurations and Function Descriptions
Typical Performance Characteristics
Test Circuits
Theory of Operation
REVISION HISTORY
12/12—Rev. 0 to Rev. A
Changes to Table 9
10/12—Revision 0: Initial Version

RDAC Register and EEPROM
Input Shift Register
I ² C Serial Data Interface
I ² C Address
Advanced Control Modes
EEPROM or RDAC Register Protection
INDEP Pin
RDAC Architecture
Programming the Variable Resistor
Programming the Potentiometer Divider
Terminal Voltage Operating Range
Power-Up Sequence
Layout and Power Supply Biasing
utline Dimensions
Ordering Guide 29

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—AD5122A

 $V_{DD} = 2.3 \text{ V to } 5.5 \text{ V, } V_{SS} = 0 \text{ V; } V_{DD} = 2.25 \text{ V to } 2.75 \text{ V; } V_{SS} = -2.25 \text{ V to } -2.75 \text{ V; } V_{LOGIC} = 1.8 \text{ V to } 5.5 \text{ V, } -40^{\circ}\text{C} < T_{A} < +125^{\circ}\text{C, unless otherwise noted.}$

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs)						
Resolution	N		7			Bits
Resistor Integral Nonlinearity ²	R-INL	$R_{AB} = 10 \text{ k}\Omega$				
		$V_{DD} \ge 2.7 \text{ V}$	-1	±0.1	+1	LSB
		$V_{DD} < 2.7 \text{ V}$	-2.5	±1	+2.5	LSB
		$R_{AB} = 100 \text{ k}\Omega$				
		$V_{DD} \ge 2.7 \text{ V}$	-0.5	±0.1	+0.5	LSB
		$V_{DD} < 2.7 \text{ V}$	-1	±0.25	+1	LSB
Resistor Differential Nonlinearity ²	R-DNL		-0.5	±0.1	+0.5	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$		-8	±1	+8	%
Resistance Temperature Coefficient ³	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$	Code = full scale		35		ppm/°C
Wiper Resistance ³	R _W	Code = zero scale				
		$R_{AB} = 10 \text{ k}\Omega$		55	125	Ω
		$R_{AB} = 100 \text{ k}\Omega$		130	400	Ω
Bottom Scale or Top Scale	R _{BS} or R _{TS}					
		$R_{AB} = 10 \text{ k}\Omega$		40	80	Ω
		$R_{AB} = 100 \text{ k}\Omega$		60	230	Ω
Nominal Resistance Match	R _{AB1} /R _{AB2}	Code = 0xFF	-1	±0.2	+1	%
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (ALL RDACs)						
Integral Nonlinearity ⁴	INL					
		$R_{AB} = 10 \text{ k}\Omega$	-0.5	±0.1	+0.5	LSB
		$R_{AB} = 100 \text{ k}\Omega$	-0.25	±0.1	+0.25	LSB
Differential Nonlinearity ⁴	DNL		-0.25	±0.1	+0.25	LSB
Full-Scale Error	V_{WFSE}					
		$R_{AB} = 10 \text{ k}\Omega$	-1.5	-0.1		LSB
		$R_{AB} = 100 \text{ k}\Omega$	-0.5	±0.1	+0.5	LSB
Zero-Scale Error	V _{WZSE}					
		$R_{AB} = 10 \text{ k}\Omega$		1	1.5	LSB
		$R_{AB} = 100 \text{ k}\Omega$		0.25	0.5	LSB
Voltage Divider Temperature Coefficient ³	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = half scale		±5		ppm/°C

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
RESISTOR TERMINALS						
Maximum Continuous Current	I _A , I _B , and I _W					
		$R_{AB} = 10 \text{ k}\Omega$	-6		+6	mA
		$R_{AB} = 100 \text{ k}\Omega$	-1.5		+1.5	mA
Terminal Voltage Range⁵			Vss		V_{DD}	٧
Capacitance A, Capacitance B ³	C _A , C _B	f = 1 MHz, measured to GND, code = half scale				
		$R_{AB} = 10 \text{ k}\Omega$		25		рF
		$R_{AB} = 100 \text{ k}\Omega$		12		рF
Capacitance W ³	Cw	f = 1 MHz, measured to GND, code = half scale				
		$R_{AB} = 10 \text{ k}\Omega$		12		рF
		$R_{AB} = 100 \text{ k}\Omega$		5		рF
Common-Mode Leakage Current ³		$V_A = V_W = V_B$	-500	±15	+500	nA
DIGITAL INPUTS						
Input Logic ³						
High	V _{INH}	$V_{LOGIC} = 1.8 \text{ V to } 2.3 \text{ V}$	$0.8 \times V_{LOGIC}$			V
		$V_{LOGIC} = 2.3 \text{ V to } 5.5 \text{ V}$	$0.7 \times V_{LOGIC}$			V
Low	V _{INL}				$0.2 \times V_{LOGIC}$	V
Input Hysteresis ³	V_{HYST}		$0.1 \times V_{LOGIC}$			٧
Input Current ³	I _{IN}				±1	μΑ
Input Capacitance ³	C _{IN}			5		pF
DIGITAL OUTPUTS						
Output High Voltage ³	Vон	$R_{PULL-UP} = 2.2 \text{ k}\Omega \text{ to } V_{LOGIC}$		V_{LOGIC}		٧
Output Low Voltage ³	V _{OL}	$I_{SINK} = 3 \text{ mA}$			0.4	٧
		$I_{SINK} = 6 \text{ mA}, V_{LOGIC} > 2.3 \text{ V}$			0.6	٧
Three-State Leakage Current			-1		+1	μΑ
Three-State Output Capacitance				2		рF
POWER SUPPLIES						
Single-Supply Power Range		$V_{SS} = GND$	2.3		5.5	٧
Dual-Supply Power Range			±2.25		±2.75	V
Logic Supply Range		Single supply, $V_{SS} = GND$	1.8		V_{DD}	٧
		Dual supply, V _{SS} < GND	2.25		V_{DD}	V
Positive Supply Current	I _{DD}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$				
		$V_{DD} = 5.5 V$		0.7	5.5	μΑ
		$V_{DD} = 2.3 \text{ V}$		400		nA
Negative Supply Current	I _{SS}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$	-5.5	-0.7		μΑ
EEPROM Store Current ^{3, 6}	I _{DD_EEPROM_STORE}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		2		mA
EEPROM Read Current ^{3, 7}	I _{DD_EEPROM_READ}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		320		μΑ
Logic Supply Current	ILOGIC	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		1	120	nA
Power Dissipation ⁸	P _{DISS}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		3.5		μW
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD}/\Delta V_{SS} = V_{DD} \pm 10\%$, code = full scale		-66	-60	dB

Parameter	Symbol	Test Conditions/Comments	Min Typ¹ Max	Unit
DYNAMIC CHARACTERISTICS9				
Bandwidth	BW	−3 dB		
		$R_{AB} = 10 \text{ k}\Omega$	3	MHz
		$R_{AB} = 100 \text{ k}\Omega$	0.43	MHz
Total Harmonic Distortion	THD	$V_{DD}/V_{SS} = \pm 2.5 \text{ V}, V_A = 1 \text{ V rms}, V_B = 0 \text{ V}, f = 1 \text{ kHz}$		
		$R_{AB} = 10 \text{ k}\Omega$	-80	dB
		$R_{AB} = 100 \text{ k}\Omega$	-90	dB
Resistor Noise Density	e _{n_wв}	Code = half scale, $T_A = 25$ °C, $f = 10$ kHz		
		$R_{AB} = 10 \text{ k}\Omega$	7	nV/√Hz
		$R_{AB} = 100 \text{ k}\Omega$	20	nV/√Hz
V _w Settling Time	ts	$V_A = 5 \text{ V}, V_B = 0 \text{ V}, \text{ from}$ zero scale to full scale, $\pm 0.5 \text{ LSB}$ error band		
		$R_{AB} = 10 \text{ k}\Omega$	2	μs
		$R_{AB} = 100 \text{ k}\Omega$	12	μs
Crosstalk (Cw1/Cw2)	C _T	$R_{AB} = 10 \text{ k}\Omega$	10	nV-sec
		$R_{AB} = 100 \text{ k}\Omega$	25	nV-sec
Analog Crosstalk	C _{TA}		-90	dB
Endurance ¹⁰		T _A = 25°C	1	Mcycles
			100	kcycles
Data Retention ¹¹			50	Years

¹ Typical values represent average readings at 25°C, $V_{DD} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, and $V_{LOGIC} = 5 \text{ V}$.

² Resistor integral nonlinearity (R-INL) error is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $(0.7 \times V_{DD})/R_{AB}$.

³ Guaranteed by design and characterization, not subject to production test.

⁴ INL and DNL are measured at V_{WB} with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

⁵ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

⁶ Different from operating current; supply current for EEPROM program lasts approximately 30 ms.

⁷ Different from operating current; supply current for EEPROM read lasts approximately 20 µs.

⁸ P_{DISS} is calculated from $(I_{DD} \times V_{DD}) + (I_{LOGIC} \times V_{LOGIC})$.

⁹ All dynamic characteristics use $V_{DD}/V_{SS} = \pm 2.5 \text{ V}$, and $V_{LOGIC} = 2.5 \text{ V}$.

¹⁰ Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at -40°C to +125°C.

¹¹ Retention lifetime equivalent at junction temperature (T.) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

ELECTRICAL CHARACTERISTICS—AD5142A

 $V_{DD} = 2.3 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}; V_{DD} = 2.25 \text{ V to } 2.75 \text{ V}, V_{SS} = -2.25 \text{ V to } -2.75 \text{ V}; V_{LOGIC} = 1.8 \text{ V to } 5.5 \text{ V}, -40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}, unless otherwise noted.}$

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS—RHEOSTAT						
MODE (ALL RDACs)						
Resolution	N		8			Bits
Resistor Integral Nonlinearity ²	R-INL	$R_{AB} = 10 \text{ k}\Omega$				
		$V_{DD} \ge 2.7 \text{ V}$	-2	±0.2	+2	LSB
		$V_{DD} < 2.7 \text{ V}$	-5	±1.5	+5	LSB
		$R_{AB} = 100 \text{ k}\Omega$				
		$V_{DD} \ge 2.7 \text{ V}$	-1	±0.1	+1	LSB
		$V_{DD} < 2.7 \text{ V}$	-2	±0.5	+2	LSB
Resistor Differential Nonlinearity ²	R-DNL		-0.5	±0.2	+0.5	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$		-8	±1	+8	%
Resistance Temperature Coefficient ³	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$	Code = full scale		35		ppm/°C
Wiper Resistance ³	Rw	Code = zero scale				
		$R_{AB} = 10 \text{ k}\Omega$		55	125	Ω
		$R_{AB} = 100 \text{ k}\Omega$		130	400	Ω
Bottom Scale or Top Scale	R _{BS} or R _{TS}					
·		$R_{AB} = 10 \text{ k}\Omega$		40	80	Ω
		$R_{AB} = 100 \text{ k}\Omega$		60	230	Ω
Nominal Resistance Match	R _{AB1} /R _{AB2}	Code = 0xFF	-1	±0.2	+1	%
DC CHARACTERISTICS—POTENTIOMETER						
DIVIDER MODE (ALL RDACs)						
Integral Nonlinearity ⁴	INL					
		$R_{AB} = 10 \text{ k}\Omega$	-1	±0.2	+1	LSB
		$R_{AB} = 100 \text{ k}\Omega$	-0.5	±0.1	+0.5	LSB
Differential Nonlinearity⁴	DNL		-0.5	±0.2	+0.5	LSB
Full-Scale Error	V _{WFSE}					
		$R_{AB} = 10 \text{ k}\Omega$	-2.5	-0.1		LSB
		$R_{AB} = 100 \text{ k}\Omega$	-1	±0.2	+1	LSB
Zero-Scale Error	V _{WZSE}					
		$R_{AB} = 10 \text{ k}\Omega$		1.2	3	LSB
		$R_{AB} = 100 \text{ k}\Omega$		0.5	1	LSB
Voltage Divider Temperature Coefficient ³	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = half scale		±5		ppm/°C

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
RESISTOR TERMINALS						
Maximum Continuous Current	I _A , I _B , and I _W					
		$R_{AB} = 10 \text{ k}\Omega$	-6		+6	mA
		$R_{AB} = 100 \text{ k}\Omega$	-1.5		+1.5	mA
Terminal Voltage Range⁵			Vss		V_{DD}	V
Capacitance A, Capacitance B ³	C _A , C _B	f = 1 MHz, measured to GND, code = half scale				
		$R_{AB} = 10 \text{ k}\Omega$		25		рF
		$R_{AB} = 100 \text{ k}\Omega$		12		рF
Capacitance W ³	Cw	f = 1 MHz, measured to GND, code = half scale				
		$R_{AB} = 10 \text{ k}\Omega$		12		рF
		$R_{AB} = 100 \text{ k}\Omega$		5		рF
Common-Mode Leakage Current ³		$V_A = V_W = V_B$	-500	±15	+500	nA
DIGITAL INPUTS						
Input Logic ³						
High	V _{INH}	$V_{LOGIC} = 1.8 \text{ V to } 2.3 \text{ V}$	$0.8 \times V_{LOGIC}$			٧
		$V_{LOGIC} = 2.3 \text{ V to } 5.5 \text{ V}$	$0.7 \times V_{LOGIC}$			V
Low	V _{INL}				$0.2 \times V_{LOGIC}$	V
Input Hysteresis ³	V _{HYST}		$0.1 \times V_{LOGIC}$			٧
Input Current ³	I _{IN}				±1	μΑ
Input Capacitance ³	C _{IN}			5		рF
DIGITAL OUTPUTS						
Output High Voltage ³	V _{OH}	$R_{PULL-UP} = 2.2 \text{ k}\Omega \text{ to V}_{LOGIC}$		V_{LOGIC}		٧
Output Low Voltage ³	V _{OL}	$I_{SINK} = 3 \text{ mA}$			0.4	V
		$I_{SINK} = 6 \text{ mA}, V_{LOGIC} > 2.3 \text{ V}$			0.6	V
Three-State Leakage Current			-1		+1	μΑ
Three-State Output Capacitance				2		pF
POWER SUPPLIES						
Single-Supply Power Range		$V_{SS} = GND$	2.3		5.5	V
Dual-Supply Power Range			±2.25		±2.75	V
Logic Supply Range		Single supply, $V_{SS} = GND$	1.8		V_{DD}	V
		Dual supply, V _{SS} < GND	2.25		V_{DD}	V
Positive Supply Current	I _{DD}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$				
		$V_{DD} = 5.5 V$		0.7	5.5	μΑ
		$V_{DD} = 2.3 \text{ V}$		400		nΑ
Negative Supply Current	I _{SS}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$	-5.5	-0.7		μΑ
EEPROM Store Current ^{3, 6}	I _{DD_EEPROM_STORE}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		2		mA
EEPROM Read Current ^{3, 7}	I _{DD_EEPROM_READ}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		320		μΑ
Logic Supply Current	I _{LOGIC}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		1	120	nΑ
Power Dissipation ⁸	P _{DISS}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		3.5		μW
Power Supply Rejection Ratio	PSR	$\Delta V_{DD}/\Delta V_{SS} = V_{DD} \pm 10\%$, code = full scale		-66	-60	dB

Parameter	Symbol	Test Conditions/Comments	Min Typ ¹ Ma	x Unit
DYNAMIC CHARACTERISTICS9				
Bandwidth	BW	−3 dB		
		$R_{AB} = 10 \text{ k}\Omega$	3	MHz
		$R_{AB} = 100 \text{ k}\Omega$	0.43	MHz
Total Harmonic Distortion	THD	$V_{DD}/V_{SS} = \pm 2.5 \text{ V, V}_A = 1 \text{ V rms,}$ $V_B = 0 \text{ V, f} = 1 \text{ kHz}$		
		$R_{AB} = 10 \text{ k}\Omega$	-80	dB
		$R_{AB} = 100 \text{ k}\Omega$	-90	dB
Resistor Noise Density	en_wB	Code = half scale, $T_A = 25$ °C, $f = 10$ kHz		
		$R_{AB} = 10 \text{ k}\Omega$	7	nV/√Hz
		$R_{AB} = 100 \text{ k}\Omega$	20	nV/√Hz
V _W Settling Time	ts	$V_A = 5 \text{ V}, V_B = 0 \text{ V}, \text{ from}$ zero scale to full scale, $\pm 0.5 \text{ LSB}$ error band		
		$R_{AB} = 10 \text{ k}\Omega$	2	μs
		$R_{AB} = 100 \text{ k}\Omega$	12	μs
Crosstalk (Cw1/Cw2)	C _T	$R_{AB} = 10 \text{ k}\Omega$	10	nV-sec
		$R_{AB} = 100 \text{ k}\Omega$	25	nV-sec
Analog Crosstalk	C _{TA}		-90	dB
Endurance ¹⁰		T _A = 25°C	1	Mcycles
			100	kcycles
Data Retention ¹¹			50	Years

¹ Typical values represent average readings at 25°C, $V_{DD} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, and $V_{LOGIC} = 5 \text{ V}$.

² Resistor integral nonlinearity (R-INL) error is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $(0.7 \times V_{DD})/R_{AB}$.

³ Guaranteed by design and characterization, not subject to production test.

⁴ INL and DNL are measured at V_{WB} with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

⁵ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

⁶ Different from operating current; supply current for EEPROM program lasts approximately 30 ms.

 $^{^{7}}$ Different from operating current; supply current for EEPROM read lasts approximately 20 $\mu s.$

⁸ P_{DISS} is calculated from $(I_{DD} \times V_{DD}) + (I_{LOGIC} \times V_{LOGIC})$.

⁹ All dynamic characteristics use $V_{DD}/V_{SS} = \pm 2.5 \text{ V}$, and $V_{LOGIC} = 2.5 \text{ V}$.

¹⁰ Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at –40°C to +125°C.

¹¹ Retention lifetime equivalent at junction temperature (T.) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

INTERFACE TIMING SPECIFICATIONS

 $V_{\rm LOGIC}$ = 1.8 V to 5.5 V; all specifications $T_{\rm MIN}$ to $T_{\rm MAX},$ unless otherwise noted.

Table 4.

Parameter ¹	Test Conditions/Comments	Min	Тур	Max	Unit	Description
f _{SCL} ²	Standard mode			100	kHz	Serial clock frequency
	Fast mode			400	kHz	
t_1	Standard mode	4.0			μs	SCL high time, t _{HIGH}
	Fast mode	0.6			μs	
t_2	Standard mode	4.7			μs	SCL low time, t _{LOW}
	Fast mode	1.3			μs	
t ₃	Standard mode	250			ns	Data setup time, t _{SU; DAT}
	Fast mode	100			ns	
t ₄	Standard mode	0		3.45	μs	Data hold time, t _{HD; DAT}
	Fast mode	0		0.9	μs	
t ₅	Standard mode	4.7			μs	Setup time for a repeated start condition, t _{SU; STA}
	Fast mode	0.6			μs	
t ₆	Standard mode	4			μs	Hold time (repeated) for a start condition, thd; sta
	Fast mode	0.6			μs	
t ₇	Standard mode	4.7			μs	Bus free time between a stop and a start condition, t _{BUF}
	Fast mode	1.3			μs	
t ₈	Standard mode	4			μs	Setup time for a stop condition, tsu; sto
	Fast mode	0.6			μs	
t 9	Standard mode			1000	ns	Rise time of SDA signal, t _{RDA}
	Fast mode	20 + 0.1 C _L		300	ns	
t ₁₀	Standard mode			300	ns	Fall time of SDA signal, t _{FDA}
	Fast mode	20 + 0.1 C _L		300	ns	
t ₁₁	Standard mode			1000	ns	Rise time of SCL signal, t _{RCL}
	Fast mode	20 + 0.1 C _L		300	ns	
t _{11A}	Standard mode			1000	ns	Rise time of SCL signal after a repeated start condition and after an acknowledge bit, t _{RCL1} (not shown in Figure 3)
	Fast mode	20 + 0.1 C _L		300	ns	
t ₁₂	Standard mode			300	ns	Fall time of SCL signal, t _{FCL}
	Fast mode	20 + 0.1 C _L		300	ns	
t_{SP}^3	Fast mode	0		50	ns	Pulse width of suppressed spike (not shown in Figure 3)
t _{RESET}	0.1			10	μs	RESET low time (not shown in Figure 3)
teeprom_program4			15	50	ms	Memory program time (not shown in Figure 3)
teeprom_readback			7	30	μs	Memory readback time (not shown in Figure 3)
t _{POWER_UP} 5				75	μs	Power-on EEPROM restore time (not shown in Figure 3)
t _{RESET}			30		μs	Reset EEPROM restore time (not shown in Figure 3)

¹ Maximum bus capacitance is limited to 400 pF.

² The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate; however, it has a negative effect on the EMC behavior of the part.

³ Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns for fast mode.
⁴ The EEPROM program time depends on the temperature and EEPROM write cycles. Higher timing is expected at lower temperatures and higher write cycles.

 $^{^{5}}$ Maximum time after $V_{DD} - V_{SS}$ is equal to 2.3 V.

SHIFT REGISTER AND TIMING DIAGRAMS




Figure 2. Input Shift Register Contents




Figure 3. I²C Serial Interface Timing Diagram (Typical Write Sequence)

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 5

Table 5.	
Parameter	Rating
V _{DD} to GND	-0.3 V to +7.0 V
V _{SS} to GND	+0.3 V to −7.0 V
V_{DD} to V_{SS}	7 V
V _{LOGIC} to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V or}$
	+7.0 V (whichever is less)
V_A , V_W , V_B to GND	$V_{SS} - 0.3 V, V_{DD} + 0.3 V$
	+7.0 V (whichever is less)
I _A , I _W , I _B	
Pulsed ¹	
Frequency > 10 kHz	
$R_{AW} = 10 \text{ k}\Omega$	±6 mA/d ²
$R_{AW} = 100 \text{ k}\Omega$	±1.5 mA/d ²
Frequency ≤ 10 kHz	
$R_{AW} = 10 \text{ k}\Omega$	±6 mA/√d²
$R_{AW} = 100 \text{ k}\Omega$	±1.5 mA/√d²
Digital Inputs	$-0.3 \text{ V to V}_{LOGIC} + 0.3 \text{ V or}$
	+7 V (whichever is less)
Operating Temperature Range, T _A ³	-40°C to +125°C
Maximum Junction Temperature,	150°C
T _J Maximum	
Storage Temperature Range	−65°C to +150°C
Reflow Soldering	
Peak Temperature	260°C
Time at Peak Temperature	20 sec to 40 sec
Package Power Dissipation	$(T_J max - T_A)/\theta_{JA}$
ESD⁴	4 kV
FICDM	1.5 kV

¹ Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is defined by the JEDEC JESD51 standard, and the value is dependent on the test board and test environment.

Table 6. Thermal Resistance

Package Type	θ _{JA}	Ө лс	Unit
16-Lead LFCSP	89.5 ¹	3	°C/W
16-Lead TSSOP	150.4 ¹	27.6	°C/W

¹ JEDEC 2S2P test board, still air (0 m/sec airflow).

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $^{^{2}}$ d = pulse duty factor.

³ Includes programming of EEPROM memory.

⁴ Human body model (HBM) classification.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. 16-Lead LFCSP Pin Configuration

Table 7. 16-Lead LFCSP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	GND	Ground Pin, Logic Ground Reference.
2	A1	Terminal A of RDAC1. $V_{SS} \le V_A \le V_{DD}$.
3	W1	Wiper Terminal of RDAC1. $V_{SS} \le V_W \le V_{DD}$.
4	B1	Terminal B of RDAC1. $V_{SS} \le V_B \le V_{DD}$.
5	V _{SS}	Negative Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
6	A2	Terminal A of RDAC2. $V_{SS} \le V_A \le V_{DD}$.
7	W2	Wiper Terminal of RDAC2. $V_{SS} \le V_W \le V_{DD}$.
8	B2	Terminal B of RDAC2. $V_{SS} \le V_B \le V_{DD}$.
9	V_{DD}	Positive Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
10	V_{LOGIC}	Logic Power Supply; 1.8 V to V_{DD} . Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
11	SCL	Serial Clock Line.
12	SDA	Serial Data Input/Output.
13	ADDR1	Programmable Address (ADDR1) for Multiple Package Decoding.
14	ADDR0	Programmable Address (ADDR0) for Multiple Package Decoding.
15	INDEP	Linear Gain Setting Mode at Power-Up. Each string resistor is loaded from its associated memory location. If INDEP is enabled, it cannot be disabled by the software.
16	RESET	Hardware Reset Pin. Refresh the RDAC registers from EEPROM. RESET is activated at logic low. If this pin is not used, tie RESET to V _{LOGIC} .
	EPAD	Internally Connect the Exposed Pad to Vss.




Figure 5. 16-Lead TSSOP Pin Configuration

Table 8. 16-Lead TSSOP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	INDEP	Linear Gain Setting Mode at Power-Up. Each string resistor is loaded from its associated memory location. If INDEP is enabled, it cannot be disabled by the software.
2	RESET	Hardware Reset Pin. Refresh the RDAC registers from EEPROM. $\overline{\text{RESET}}$ is activated at logic low. If this pin is not used, tie $\overline{\text{RESET}}$ to V_{LOGIC} .
3	GND	Ground Pin, Logic Ground Reference.
4	A1	Terminal A of RDAC1. $V_{SS} \le V_A \le V_{DD}$.
5	W1	Wiper Terminal of RDAC1. $V_{SS} \le V_W \le V_{DD}$.
6	B1	Terminal B of RDAC1. $V_{SS} \le V_B \le V_{DD}$.
7	V_{SS}	Negative Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
8	A2	Terminal A of RDAC2. $V_{SS} \le V_A \le V_{DD}$.
9	W2	Wiper Terminal of RDAC2. $V_{SS} \le V_W \le V_{DD}$.
10	B2	Terminal B of RDAC2. $V_{SS} \le V_{B} \le V_{DD}$.
11	V_{DD}	Positive Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
12	V _{LOGIC}	Logic Power Supply; 1.8 V to V_{DD} . Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
13	SCL	Serial Clock Line.
14	SDA	Serial Data Input/Output.
15	ADDR1	Programmable Address (ADDR1) for Multiple Package Decoding.
16	ADDR0	Programmable Address (ADDR0) for Multiple Package Decoding.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. R-INL vs. Code (AD5142A)




Figure 7. R-INL vs. Code (AD5122A)




Figure 8. INL vs. Code (AD5142A)




Figure 9. R-DNL vs. Code (AD5142A)




Figure 10. R-DNL vs. Code (AD5122A)




Figure 11. DNL vs. Code (AD5142A)




Figure 12. INL vs. Code (AD5122A)




Figure 13. Potentiometer Mode Temperature Coefficient ($(\Delta V_W/V_W)/\Delta T \times 10^6$) vs. Code




Figure 14. Supply Current vs. Temperature




Figure 15. DNL vs. Code (AD5122A)




Figure 16. Rheostat Mode Temperature Coefficient (($\Delta R_{WB}/R_{WB}$)/ $\Delta T \times 10^6$) vs. Code




Figure 17. ILOGIC Current vs. Digital Input Voltage




Figure 18. 10 $k\Omega$ Gain vs. Frequency and Code




Figure 19. Total Harmonic Distortion Plus Noise (THD + N) vs. Frequency




Figure 20. Normalized Phase Flatness vs. Frequency, $R_{AB}=10~k\Omega$




Figure 21. 100 k Ω Gain vs. Frequency and Code




Figure 22. Total Harmonic Distortion Plus Noise (THD + N) vs. Amplitude




Figure 23. Normalized Phase Flatness vs. Frequency, $R_{AB} = 100 \text{ k}\Omega$




Figure 24. Incremental Wiper On Resistance vs. V_{DD}




Figure 25. Maximum Bandwidth vs. Code and Net Capacitance




Figure 26. Maximum Transition Glitch




Figure 27. Resistor Lifetime Drift




Figure 28. Power Supply Rejection Ratio (PSRR) vs. Frequency




Figure 29. Digital Feedthrough




Figure 30. Shutdown Isolation vs. Frequency




Figure 31. Theoretical Maximum Current vs. Code

TEST CIRCUITS

Figure 32 to Figure 36 define the test conditions used in the Specifications section.




Figure 32. Resistor Integral Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 33. Potentiometer Divider Nonlinearity Error (INL, DNL)




Figure 34. Wiper Resistance




Figure 35. Power Supply Sensitivity and Power Supply Rejection Ratio (PSS, PSRR)




Figure 36. Incremental On Resistance

THEORY OF OPERATION

The AD5122A/AD5142A digital programmable potentiometers are designed to operate as true variable resistors for analog signals within the terminal voltage range of $V_{SS} < V_{TERM} < V_{DD}$. The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings. A secondary register (the input shift register) can be used to preload the RDAC register data.

The RDAC register can be programmed with any position setting using the I²C interface. When a desirable wiper position is found, this value can be stored in the EEPROM memory. Thereafter, the wiper position is always restored to that position for subsequent power-ups. The storing of EEPROM data takes approximately 15 ms; during this time, the device is locked and does not acknowledge any new command, preventing any changes from taking place.

RDAC REGISTER AND EEPROM

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with 0x80 (AD5142A, 256 taps), the wiper is connected to half scale of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.

It is possible to both write to and read from the RDAC register using the digital interface (see Table 10).

The contents of the RDAC register can be stored to the EEPROM using Command 9 (see Table 10). Thereafter, the RDAC register always sets at that position for any future on-off-on power supply sequence. It is possible to read back data saved into the EEPROM with Command 3 (see Table 10).

Alternatively, the EEPROM can be written to independently using Command 11 (see Table 16).

INPUT SHIFT REGISTER

For the AD5122A/AD5142A, the input shift register is 16 bits wide, as shown in Figure 2. The 16-bit word consists of four control bits, followed by four address bits and by eight data bits.

If the AD5122A RDAC or EEPROM registers are read from or written to, the lowest data bit (Bit 0) is ignored.

Data is loaded MSB first (Bit 15). The four control bits determine the function of the software command, as listed in Table 10 and Table 16.

I²C SERIAL DATA INTERFACE

The AD5122A/AD5142A have 2-wire, I²C-compatible serial interfaces. The device can be connected to an I²C bus as a slave device, under the control of a master device. See Figure 3 for a timing diagram of a typical write sequence.

The AD5122A/AD5142A supports standard (100 kHz) and fast (400 kHz) data transfer modes. Support is not provided for 10-bit addressing and general call addressing.

The 2-wire serial bus protocol operates as follows:

- 1. The master initiates a data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address and an R/W bit. The slave device corresponding to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is called the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its shift register.
 - If the R/\overline{W} bit is set high, the master reads from the slave device. However, if the R/\overline{W} bit is set low, the master writes to the slave device.
- Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit).
 The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
- 3. When all data bits have been read from or written to, a stop condition is established. In write mode, the master pulls the SDA line high during the tenth clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the tenth clock pulse, and then high again during the tenth clock pulse to establish a stop condition.

I²C ADDRESS

The facility to make hardwired changes to ADDR allows the user to incorporate up to nine of these devices on one bus as outlined in Table 9.

Table 9. Device Address Selection

ADDR0 Pin	ADDR1 Pin	7-Bit I ² C Device Address
V _{LOGIC}	V _{LOGIC}	0100000
No connect1	V _{LOGIC}	0100010
GND	V _{LOGIC}	0100011
V_{LOGIC}	No connect ¹	0101000
No connect ¹	No connect ¹	0101010
GND	No connect ¹	0101011
V_{LOGIC}	GND	0101100
No connect1	GND	0101110
GND	GND	0101111

 $^{^{1}}$ Not available in bipolar mode (V_{SS} < 0 V) or in low voltage mode (V_{LOGIC} = 1.8 V).

Table 10. Reduced Commands Operation Truth Table

Command	Bi		ntrol 15:DB	12]	Bit		lress 11:DB	88]¹			Data	Bits[DB7:[)B0] ¹					
Number	C3	C2	C1	CO	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Operation	on	
0	0	0	0	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	NOP: do	nothing	
1	0	0	0	1	0	0	0	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to RDAC		
2	0	0	1	0	0	0	0	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to input shift register		
3	0	0	1	1	0	0	A1	A0	Χ	Χ	Χ	Χ	Χ	Χ	D1	D0	Read back contents		
																	D1	D0	Data
																	0	1	EEPROM
																	1	1	RDAC
9	0	1	1	1	0	0	0	A0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	Copy RD	AC registe	r to EEPROM
10	0	1	1	1	0	0	0	A0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Copy EEF	PROM into	RDAC
14	1	0	1	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Software	reset	
15	1	1	0	0	А3	0	0	A0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	D0	Software shutdown		
																	D0	Condition	on
																	0 Normal mode		
																	1	Shutdov	vn mode

 $^{^{1}}$ X = don't care.

Table 11. Reduced Address Bits Table

A3	A2	A1	A0	Channel	Stored Channel Memory
1	X ¹	X ¹	X ¹	All channels	Not applicable
0	0	0	0	RDAC1	RDAC1
0	0	0	1	RDAC2	Not applicable
0	0	1	0	Not applicable	RDAC2

 $^{^{1}}$ X = don't care.

ADVANCED CONTROL MODES

The AD5122A/AD5142A digital potentiometers include a set of user programming features to address the wide number of applications for these universal adjustment devices (see Table 16 and Table 18).

Key programming features include the following:

- Input register
- Linear gain setting mode
- A low wiper resistance feature
- Linear increment and decrement instructions
- ±6 dB increment and decrement instructions
- Burst mode
- Reset
- Shutdown mode

Input Register

The AD5122A/AD5142A include one input register per RDAC register. These registers allow preloading of the value for the associated RDAC register. These registers can be written to using Command 2 and read back from using Command 3 (see Table 16).

This feature allows a synchronous update of one or both RDAC registers at the same time.

The transfer from the input register to the RDAC register is done synchronously by Command 8 (see Table 16).

If new data is loaded in an RDAC register, this RDAC register automatically overwrites the associated input register.

Linear Gain Setting Mode

The patented architecture of the AD5122A/AD5142A allows the independent control of each string resistor, R_{AW} , and R_{WB} . To enable linear gain setting mode, use Command 16 (see Table 16) to set Bit D2 of the control register (see Table 18).

This mode of operation can control the potentiometer as two independent rheostats connected at a single point, W terminal, as opposed to potentiometer mode where each resistor is complementary, $R_{\rm AW} = R_{\rm AB} - R_{\rm WB}$.

This mode enables a second input and an RDAC register per channel, as shown in Table 16; however, the actual RDAC contents remain unchanged. The same operations are valid for potentiometer and linear gain setting mode.

If the INDEP pin is pulled high, the device powers up in linear gain setting mode and loads the values stored in the associated memory locations for each channel (see Table 17). The INDEP pin and the D2 bit are connected internally to a logic OR gate; if one or both are set to 1, the parts cannot operate in potentiometer mode.

Low Wiper Resistance Feature

The AD5122A/AD5142A include two commands to reduce the wiper resistance between the terminals when the device achieves full scale or zero scale. These extra positions are called bottom scale, BS, and top scale, TS. The resistance between Terminal A and Terminal W at top scale is specified as $R_{\rm TS}$. Similarly, the bottom scale resistance between Terminal B and Terminal W is specified as $R_{\rm BS}$.

The contents of the RDAC registers are unchanged by entering in these positions. There are three ways to exit from top scale and bottom scale: by using Command 12 or Command 13 (see Table 16); by loading new data in an RDAC register, which includes increment/decrement operations; or by entering shutdown mode, Command 15 (see Table 16).

Table 12 and Table 13 show the truth tables for the top scale position and the bottom scale position, respectively, when potentiometer or linear gain setting mode is enabled.

Table 12. Top Scale Truth Table

Linear Gain	Setting Mode	Potentiometer Mode				
R _{AW}	R _{WB}	R _{AW}	R _{WB}			
R _{AB}	R _{AB}	R _{TS}	R _{AB}			

Table 13. Bottom Scale Truth Table

Linear Gain S	Setting Mode	Potentiometer Mode				
R _{AW}	R _{WB}	R _{AW}	R _{WB}			
R _{TS}	R _{BS}	R _{AB}	R _{BS}			

Linear Increment and Decrement Instructions

The increment and decrement commands (Command 4 and Command 5 in Table 16) are useful for linear step adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send an increment or decrement command to the device. The adjustment can be individual or in a ganged potentiometer arrangement, where all wiper positions are changed at the same time.

For an increment command, executing Command 4 automatically moves the wiper to the next RDAC position. This command can be executed in a single channel or in multiple channels.

±6 dB Increment and Decrement Instructions

Two programming instructions produce logarithmic taper increment or decrement of the wiper position control by an individual potentiometer or by a ganged potentiometer arrangement where all RDAC register positions are changed simultaneously. The +6 dB increment is activated by Command 6, and the -6 dB decrement is activated by Command 7 (see Table 16). For example, starting with the zero-scale position and executing Command 6 ten times moves the wiper in 6 dB steps to the full-scale position. When the wiper position is near the maximum setting, the last 6 dB increment instruction causes the wiper to go to the full-scale position (see Table 14).

Incrementing the wiper position by +6 dB essentially doubles the RDAC register value, whereas decrementing the wiper position by -6 dB halves the register value. Internally, the AD5122A/AD5142A use shift registers to shift the bits left and right to achieve a ± 6 dB increment or decrement. These functions are useful for various audio/video level adjustments, especially for white LED brightness settings in which human visual responses are more sensitive to large adjustments than to small adjustments.

Table 14. Detailed Left Shift and Right Shift Functions for the ± 6 dB Step Increment and Decrement

Left Shift (+6 dB/Step)	Right Shift (-6 dB/Step)
0000 0000	1111 1111
0000 0001	0111 1111
0000 0010	0011 1111
0000 0100	0001 1111
0000 1000	0000 1111
0001 0000	0000 0111
0010 0000	0000 0011
0100 0000	0000 0001
1000 0000	0000 0000
1111 1111	0000 0000

Burst Mode

By enabling the burst mode, multiple data bytes can be sent to the part consecutively. After the command byte, the part interprets the following consecutive bytes as data bytes for the command.

A new command can be sent by generating a repeat start or by a stop and start condition.

The burst mode is activated by setting Bit D3 of the control register (see Table 18).

Reset

The AD5122A/AD5142A can be reset through software by executing Command 14 (see Table 16) or through hardware on the low pulse of the \overline{RESET} pin. The reset command loads the RDAC registers with the contents of the EEPROM and takes approximately 30 μ s. The EEPROM is preloaded to midscale at the factory, and initial power-up is, accordingly, at midscale. Tie \overline{RESET} to V_{LOGIC} if the \overline{RESET} pin is not used.

Shutdown Mode

The AD5122A/AD5142A can be placed in shutdown mode by executing the software shutdown command, Command 15 (see Table 16), and setting the LSB (D0) to 1. This feature places the RDAC in a zero power consumption state where the device operates in potentiometer mode, Terminal A is open-circuited and the wiper, Terminal W, is connected to Terminal B; however, a finite wiper resistance of 40 Ω is present. When the device is configured in linear gain setting mode, the resistor addressed, Raw or Rwb, is internally placed at high impedance. Table 15 shows the truth table depending on the device operating mode. The contents of the RDAC register are unchanged by entering shutdown mode. However, all commands listed in Table 16 are supported while in shutdown mode. Execute Command 15 (see Table 16) and set the LSB (D0) to 0 to exit shutdown mode.

Table 15. Truth Table for Shutdown Mode

Linear Gain S	Potentiometer Mode			
R _{AW}	R _{WB}	R _{AW}	R _{WB}	
High impedance	High impedance	High impedance	R _{BS}	

EEPROM OR RDAC REGISTER PROTECTION

The EEPROM and RDAC registers can be protected by disabling any update to these registers. This can be done by using software or by using hardware. If these registers are protected by software, set Bit D0 and/or Bit D1 (see Table 18), which protects the RDAC and EEPROM registers independently.

When RDAC is protected, the only operation allowed is to copy the EEPROM into the RDAC register.

INDEP PIN

If the INDEP pin is pulled high at power-up, the part operates in linear gain setting mode, loading each string resistor, R_{AWX} and R_{WBX} , with the value stored into the EEPROM (see Table 17). If the pin is pulled low, the part powers up in potentiometer mode.

The INDEP pin and the D2 bit are connected internally to a logic OR gate; if one or both are set to 1, the part cannot operate in potentiometer mode (see Table 18).

Table 16. Advanced Command Operation Truth Table

Command	E	Com Bits[DB	mand 15:DB	12]	Bit		lress 11:DB	8]¹	Data Bits[DB7:DB0] ¹					DB0] ¹						
Number	С3	C2	C 1	C0	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Oper	ation		
0	0	0	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	NOP:	NOP: do nothing		
1	0	0	0	1	0	A2	0	A0	D7	D6	D5	D4	D3	D2	D1	D0		Write contents of serial register data to RDAC		
2	0	0	1	0	0	A2	0	A0	D7	D6	D5	D4	D3	D2	D1	D0	regist regist	er data er	ts of serial to input	
3	0	0	1	1	Χ	A2	A1	A0	Χ	Χ	Χ	Χ	Χ	Χ	D1	D0	Read	back co	ntents	
																	D1	D0	Data	
																	0	0	Input register	
																	0	1	EEPROM	
																	1	0	Control	
																			register	
																	1	1	RDAC	
4	0	1	0	0	А3	A2	0	A0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	Linea	r RDAC	increment	
5	0	1	0	0	А3	A2	0	A0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Linear RDAC decrement			
6	0	1	0	1	А3	A2	0	A0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	+6 dB RDAC increment			
7	0	1	0	1	А3	A2	0	A0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	-6 dB RDAC decrement			
8	0	1	1	0	0	A2	0	A0	Х	Х	Х	Х	Х	Х	Х	Х		Copy input register to RDAC (software LRDAC)		
9	0	1	1	1	0	A2	0	Α0	Х	Х	Х	Х	Χ	Х	Х	1	Copy EEPRO		egister to	
10	0	1	1	1	0	A2	0	A0	Х	Χ	Χ	Х	Х	Х	Х	0	Сору	EEPRO	M into RDAC	
11	1	0	0	0	0	0	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0			ts of serial to EEPROM	
12	1	0	0	1	А3	A2	0	Α0	1	Χ	Χ	Х	Χ	Х	Х	D0	Top so			
																	D0 =	ີງ; norm	al mode	
																	D0 =	1; shuto	lown mode	
13	1	0	0	1	A3	A2	0	A0	0	Х	Х	Х	Х	Х	Х	D0	1	m scale		
																	D0 =	1; enter		
																	D0 = 0); exit		
14	1	0	1	1	Х	Х	Х	Χ	Х	Х	Х	Х	Χ	Х	Х	Х		are res	et	
15	1	1	0	0	A3	A2	0	A0	Х	Х	Х	Х	Х	Х	Х	D0			ıtdown	
																			al mode	
																			e placed in	
																	1	own m	•	
16	1	1	0	1	Х	Х	X	X	Х	Х	Х	X	D3	D2	D1	D0		serial re	egister data to ter	

 $^{^{1}}$ X = don't care.

Table 17. Address Bits

				Potentiom	eter Mode	Linear Gain S	Setting Mode	Stored Channel
А3	A2	A1	A0	Input Register	RDAC Register	Input Register	RDAC Register	Memory
1	X ¹	X ¹	X ¹	All channels	All channels	All channels	All channels	Not applicable
0	0	0	0	RDAC1	RDAC1	R _{WB1}	R _{WB1}	RDAC1/R _{WB1}
0	1	0	0	Not applicable	Not applicable	R _{AW1}	R _{AW1}	Not applicable
0	0	0	1	RDAC2	RDAC2	R _{WB2}	R _{WB2}	R _{AW1}
0	1	0	1	Not applicable	Not applicable	R _{AW2}	R _{AW2}	Not applicable
0	0	1	0	Not applicable	Not applicable	Not applicable	Not applicable	RDAC2/R _{WB2}
0	0	1	1	Not applicable	Not applicable	Not applicable	Not applicable	R _{AW2}

 $^{^{1}}$ X = don't care.

Table 18. Control Register Bit Descriptions

Bit Name	Description
D0	RDAC register write protect
	0 = wiper position frozen to value in EEPROM memory
	1 = allows update of wiper position through digital interface (default)
D1	EEPROM program enable
	0 = EEPROM program disabled
	1 = enables device for EEPROM program (default)
D2	Linear setting mode/potentiometer mode
	0 = potentiometer mode (default)
	1 = linear gain setting mode
D3	Burst mode (I ² C only)
	0 = disabled (default)
	1 = enabled (no disable after stop or repeated start condition)

RDAC ARCHITECTURE

To achieve optimum performance, Analog Devices, Inc., has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5122A/AD5142A employ a three-stage segmentation approach, as shown in Figure 37. The AD5122A/AD5142A wiper switch is designed with the transmission gate CMOS topology and with the gate voltage derived from $V_{\rm DD}$ and $V_{\rm SS}$.




Figure 37. AD5122A/AD5142A Simplified RDAC Circuit

Top Scale/Bottom Scale Architecture

In addition, the AD5122A/AD5142A include new positions to reduce the resistance between terminals. These positions are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from 130 Ω to 60 Ω (R_{AB} = 100 k Ω). At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB, and the total resistance is reduced to 60 Ω (R_{AB} = 100 k Ω).

PROGRAMMING THE VARIABLE RESISTOR

Rheostat Operation—±8% Resistor Tolerance

The AD5122A/AD5142A operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be floating, or it can be tied to Terminal W, as shown in Figure 38.




Figure 38. Rheostat Mode Configuration

The nominal resistance between Terminal A and Terminal B, $R_{AB},$ is $10~k\Omega$ or $100~k\Omega,$ and has 128/256 tap points accessed by the wiper terminal. The 7-bit/8-bit data in the RDAC latch is decoded to select one of the 128/256 possible wiper settings. The general equations for determining the digitally programmed output resistance between Terminal W and Terminal B are

AD5122A:

$$R_{WB}(D) = \frac{D}{128} \times R_{AB} + R_W$$
 From 0x00 to 0x7F (1)

AD5142A

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + R_W \qquad \text{From 0x00 to 0xFF} \quad (2)$$

where

D is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.

 R_{AB} is the end-to-end resistance.

 R_W is the wiper resistance.

In potentiometer mode, similar to the mechanical potentiometer, the resistance between Terminal W and Terminal A also produces a digitally controlled complementary resistance, R_{WA} . R_{WA} also gives a maximum of 8% absolute resistance error. R_{WA} starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are

AD5122A:

$$R_{AW}(D) = \frac{128 - D}{128} \times R_{AB} + R_W$$
 From 0x00 to 0x7F (3)

AD5142A:

$$R_{AW}(D) = \frac{256 - D}{256} \times R_{AB} + R_W$$
 From 0x00 to 0xFF (4)

where:

D is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.

 R_{AB} is the end-to-end resistance.

 R_W is the wiper resistance.

If the part is configured in linear gain setting mode, the resistance between Terminal W and Terminal A is directly proportional to the code loaded in the associate RDAC register. The general equations for this operation are

AD5122A:

$$R_{AW}(D) = \frac{D}{128} \times R_{AB} + R_{W}$$
 From 0x00 to 0x7F (5)

AD5142A:

$$R_{AW}(D) = \frac{D}{256} \times R_{AB} + R_W \qquad \text{From 0x00 to 0xFF (6)}$$

where:

D is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.

 R_{AB} is the end-to-end resistance.

 R_W is the wiper resistance.

In the bottom scale condition or top scale condition, a finite total wiper resistance of 40 Ω is present. Regardless of which setting the part is operating in, limit the current between Terminal A to Terminal B, Terminal W to Terminal A, and Terminal W to Terminal B, to the maximum continuous current or to the pulse current specified in Table 5. Otherwise, degradation or possible destruction of the internal switch contact can occur.

PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A that is proportional to the input voltage at A to B, as shown in Figure 39.




Figure 39. Potentiometer Mode Configuration

Connecting Terminal A to 5 V and Terminal B to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 5 V. The general equation defining the output voltage at $V_{\rm W}$ with respect to ground for any valid input voltage applied to Terminal A and Terminal B is

$$V_{W}(D) = \frac{R_{WB}(D)}{R_{AR}} \times V_{A} + \frac{R_{AW}(D)}{R_{AR}} \times V_{B}$$
 (7)

where:

 $R_{WB}(D)$ can be obtained from Equation 1 and Equation 2. $R_{AW}(D)$ can be obtained from Equation 3 and Equation 4.

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, R_{AW} and R_{WB} , and not the absolute values. Therefore, the temperature drift reduces to 5 ppm/ $^{\circ}$ C.

TERMINAL VOLTAGE OPERATING RANGE

The AD5122A/AD5142A are designed with internal ESD diodes for protection. These diodes also set the voltage boundary of the terminal operating voltages. Positive signals present on Terminal A, Terminal B, or Terminal W that exceed $V_{\rm DD}$ are clamped by the forward-biased diode. There is no polarity constraint between $V_{\rm A}$, $V_{\rm W}$, and $V_{\rm B}$, but they cannot be higher than $V_{\rm DD}$ or lower than $V_{\rm SS}$.




Figure 40. Maximum Terminal Voltages Set by VDD and Vss

POWER-UP SEQUENCE

Because there are diodes to limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 40), it is important to power up $V_{\rm DD}$ first before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that $V_{\rm DD}$ is powered unintentionally. The ideal power-up sequence is $V_{\rm SS},\,V_{\rm DD},\,V_{\rm LOGIC},$ digital inputs, and $V_{\rm A},\,V_{\rm B},$ and $V_{\rm W}.$ The order of powering $V_{\rm A},\,V_{\rm B},\,V_{\rm W},$ and digital inputs is not important as long as they are powered after $V_{\rm SS},\,V_{\rm DD},$ and $V_{\rm LOGIC}.$ Regardless of the power-up sequence and the ramp rates of the power supplies, once $V_{\rm DD}$ is powered, the power-on preset activates, which restores EEPROM values to the RDAC registers.

LAYOUT AND POWER SUPPLY BIASING

It is always a good practice to use a compact, minimum lead length layout design. Ensure that the leads to the input are as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance. It is also good practice to bypass the power supplies with quality capacitors. Apply low equivalent series resistance (ESR) 1 μF to 10 μF tantalum or electrolytic capacitors at the supplies to minimize any transient disturbance and to filter low frequency ripple. Figure 41 illustrates the basic supply bypassing configuration for the AD5122A/AD5142A.





Figure 41. Power Supply Bypassing

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WEED-6.
Figure 42. 16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
3 mm × 3 mm Body, Very Very Thin Quad
(CP-16-22)

Dimensions shown in millimeters




Figure 43. 16-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-16)

Dimensions shown in millimeters

ORDERING GUIDE

Model ^{1, 2}	R _{AB} (kΩ)	Resolution	Interface	Temperature Range	Package Description	Package Option	Branding
AD5122ABCPZ10-RL7	10	128	I ² C	-40°C to +125°C	16-Lead LFCSP_WQ	CP-16-22	DHA
AD5122ABCPZ100-RL7	100	128	I ² C	-40°C to +125°C	16-Lead LFCSP_WQ	CP-16-22	DHG
AD5122ABRUZ10	10	128	I ² C	-40°C to +125°C	16-lead TSSOP	RU-16	
AD5122ABRUZ100	100	128	I ² C	-40°C to +125°C	16-lead TSSOP	RU-16	
AD5122ABRUZ10-RL7	10	128	I ² C	-40°C to +125°C	16-lead TSSOP	RU-16	
AD5122ABRUZ100-RL7	100	128	I ² C	-40°C to +125°C	16-lead TSSOP	RU-16	
AD5142ABCPZ10-RL7	10	256	I ² C	-40°C to +125°C	16-Lead LFCSP_WQ	CP-16-22	DH7
AD5142ABCPZ100-RL7	100	256	I ² C	-40°C to +125°C	16-Lead LFCSP_WQ	CP-16-22	DH4
AD5142ABRUZ10	10	256	I ² C	-40°C to +125°C	16-lead TSSOP	RU-16	
AD5142ABRUZ100	100	256	I ² C	-40°C to +125°C	16-lead TSSOP	RU-16	
AD5142ABRUZ10-RL7	10	256	I ² C	-40°C to +125°C	16-lead TSSOP	RU-16	
AD5142ABRUZ100-RL7	100	256	I ² C	-40°C to +125°C	16-lead TSSOP	RU-16	
EVAL-AD5142ADBZ					Evaluation Board		

 $^{^{1}}$ Z = RoHS Compliant Part. 2 The evaluation board is shipped with the 10 k Ω R_{AB} resistor option; however, the board is compatible with both of the available resistor value options.

NOTES

NOTES

NOTES

 $I^2 C\ refers\ to\ a\ communications\ protocol\ originally\ developed\ by\ Philips\ Semiconductors\ (now\ NXP\ Semiconductors).$



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

<u>AD5122ABRUZ10</u> <u>AD5142ABRUZ10</u> <u>EVAL-AD5142ADBZ</u> <u>AD5122ABCPZ100-RL7</u> <u>AD5142ABCPZ100-RL7</u> <u>AD5142ABCPZ10-RL7</u> AD5142ABRUZ100 AD5122ABRUZ100