## FEATURES

AD7398-12-bit resolution
AD7399-10-bit resolution
Programmable power shutdown
Single ( 3 V to 5 V ) or dual ( $\pm 5 \mathrm{~V}$ ) supply operation
3-wire, serial SP1 ${ }^{\ominus}$-compatible interface
Internal power-on reset
Double buffered registers for simultaneous multichannel DAC update
Four separate rail-to-rail reference inputs
Thin profile, TSSOP-16 package available
Low tempco: $1.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Qualified for automotive applications

## APPLICATIONS

Automotive output voltage span
Portable communications
Digitally controlled calibration
PC peripherals

## GENERAL DESCRIPTION

The AD7398/AD7399 family of quad, 12-bit/10-bit, voltage output digital-to-analog converters (DACs) is designed to operate from a single 3 V to 5 V supply or a dual $\pm 5 \mathrm{~V}$ supply. Built with the Analog Devices, Inc. robust CBCMOS process, these monolithic DACs offer the user low cost with ease-of-use in single or dual-supply systems.

The applied external reference, $\mathrm{V}_{\text {REF }}$, determines the full-scale output voltage. Valid $V_{\text {ref }}$ values include $V_{S S}<V_{\text {REF }}<V_{\text {DD }}$ that result in a wide selection of full-scale outputs. For multiplying applications, ac inputs can be as large as $\pm 5 \mathrm{~V}_{\mathrm{P}}$.

A doubled-buffered serial-data interface offers high speed, 3-wire, SPI- and microcontroller-compatible inputs using serial data-in (SDI), clock (CLK), and a chip-select ( $\overline{\mathrm{CS}}$ ). A common levelsensitive, load-DAC strobe ( $\overline{\mathrm{LDAC}}$ ) input allows simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to zero at system turn on. An external asynchronous reset $(\overline{\mathrm{RS}})$ also forces all registers to the zero code state. A programmable powershutdown feature reduces power dissipation on unused DACs.

[^0]
## FUNCTIONAL BLOCK DIAGRAM



Both parts are offered in the same pinout, enabling users to select the appropriate resolution for their application without redesigning the layout. For 8-bit resolution applications, see the pin-compatible AD7304 product.

The AD7398/AD7399 are specified over the extended industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ temperature range. Parts are available in 16-lead, wide body SOIC and ultracompact, thin, 1.1 mm TSSOP packages.


Figure 2. AD7398 DNL vs. Code $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

## AD7398/AD7399

## TABLE OF CONTENTS

Features .....  1
Applications. ..... 1
Functional Block Diagram ..... 1
General Description ..... 1
Revision History ..... 2
Specifications ..... 3
AD7398 12-Bit Voltage Output DAC ..... 3
AD7399 10-Bit Voltage Output DAC ..... 4
Timing Diagrams ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration And Function Descriptions ..... 7
Input Registers ..... 8
AD7398 Serial Input Register Data Format ..... 8
AD7399 Serial Input Register Data Format ..... 8
Terminology ..... 9
REVISION HISTORY
1/11—Rev. B to Rev. C
Added Automotive Model and Information
Throughout
12/09—Rev. A to Rev. B
Changes to Ordering Guide ..... 21
6/06-Rev. 0 to Rev. A
Updated Format

$\qquad$
Universal
Changes to Table 1 ..... 3
Changes to Table 2 ..... 4
Changes to Ordering Guide ..... 21
11/00—Revision 0: Initial Version
Typical Performance Characteristics ..... 10
Theory of Operation ..... 14
DAC Operation ..... 14
Operation with $V_{\text {ref }}$ Equal to the Supply ..... 15
Power Supply Sequencing ..... 15
Programmable Power Shutdown ..... 15
Worst Case Accuracy ..... 15
Serial Data Interface ..... 15
Power-On Reset ..... 16
Microprocessor Interfacing ..... 16
Applications Information ..... 18
Staircase Windows Comparator ..... 18
Programmable DAC Reference Voltage ..... 19
Outline Dimensions ..... 20
Ordering Guide ..... 21

## SPECIFICATIONS

## AD7398 12-BIT VOLTAGE OUTPUT DAC

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}$; or $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+2.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

| Parameter | Symbol | Condition | $\mathbf{3 V}$ to $5 \mathrm{~V} \pm 10 \%$ | $\pm 5 \mathrm{~V} \pm 10 \%$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution ${ }^{1}$ <br> Relative Accuracy ${ }^{2}$ Differential Nonlinearity ${ }^{2}$ Zero-Scale Error Full-Scale Voltage Error Full-Scale Tempco ${ }^{3}$ | N <br> INL <br> DNL <br> VISE <br> $V_{\text {FSE }}$ <br> $\mathrm{TCV}_{\mathrm{FS}}$ | Monotonic <br> Data $=000$ H <br> Data $=$ FFF $_{H}$ | $\begin{aligned} & 12 \\ & \pm 1.5 \\ & \pm 1 \\ & 7 \\ & \pm 2.5 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 12 \\ & \pm 1.5 \\ & \pm 1 \\ & \pm 2.5 \\ & \pm 2.5 \\ & 1.5 \end{aligned}$ | Bits LSB max LSB max mV max mV max ppm $/{ }^{\circ} \mathrm{C}$ typ |
| REFERENCE INPUT <br> $V_{\text {ref }}$ IN Range ${ }^{4}$ Input Resistance ${ }^{5}$ Input Capacitance ${ }^{3}$ | $V_{\text {ReF }}$ <br> ReEF <br> Cref | Data $=555_{H}$, worst case | $\begin{aligned} & 0 / V_{D D} \\ & 35 \\ & 5 \end{aligned}$ | $\mathrm{V}_{\mathrm{SS}} / V_{\mathrm{DD}}$ 35 <br> 5 | V min/max k $\Omega$ typ ${ }^{6}$ pF typ |
| ANALOG OUTPUT Output Voltage Range Output Current Capacitive Load ${ }^{3}$ | Vout <br> lout <br> CL | Data $=800_{\mathrm{H}}, \Delta \mathrm{V}_{\text {out }}=4$ LSBs No oscillation | $\begin{aligned} & 0 \text { to } V_{\text {REF }} \\ & \pm 5 \\ & 200 \end{aligned}$ | $\begin{aligned} & 0 \text { to } V_{\text {REF }} \\ & \pm 5 \\ & 400 \end{aligned}$ | mA typ <br> pF max |
| LOGIC INPUTS <br> Logic Input Low Voltage <br> Logic Input High Voltage <br> Input Leakage Current Input Capacitance ${ }^{3}$ | VIL <br> $\mathrm{V}_{\mathrm{IH}}$ <br> IIL <br> CII | $\begin{aligned} & V_{D D}=3 V \\ & V_{D D}=5 \mathrm{~V} \\ & C L K \text { only } \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.8 \\ & 80 \% V_{D D} \\ & 2.1 \text { to } 2.4 \\ & 1 \\ & 10 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 4.0 \\ & 2.4 \\ & 1 \\ & 10 \end{aligned}$ | $\vee$ max <br> V max <br> $\vee$ min <br> $\vee$ min <br> $\mu \mathrm{A}$ max <br> pF max |
| INTERFACE TIMING ${ }^{3,7}$ <br> Clock Frequency <br> Clock Width High <br> Clock Width Low <br> $\overline{\mathrm{CS}}$ to Clock Setup <br> Clock to $\overline{C S}$ Hold <br> Load DAC Pulse Width <br> Data Setup <br> Data Hold <br> Load Setup to $\overline{C S}$ <br> Load Hold to $\overline{C S}$ | fடık <br> tch <br> tcl <br> tcss <br> tcsh <br> tldac <br> tos <br> $t_{\text {DH }}$ <br> tlos <br> tLDH |  | $\begin{aligned} & 11 \\ & 45 \\ & 45 \\ & 10 \\ & 20 \\ & 45 \\ & 15 \\ & 10 \\ & 0 \\ & 20 \end{aligned}$ | $\begin{aligned} & 16.6 \\ & 30 \\ & 30 \\ & 5 \\ & 15 \\ & 30 \\ & 10 \\ & 5 \\ & 0 \\ & 15 \end{aligned}$ | MHz max <br> ns min ns min ns min ns min ns min ns min ns min ns min ns min |
| AC CHARACTERISTICS <br> Output Slew Rate Settling Time ${ }^{8}$ Shutdown Recovery DAC Glitch Digital Feedthrough Feedthrough | SR <br> ts <br> tsDR <br> Q <br> QDF <br> $\mathrm{V}_{\text {out }} / V_{\text {ReF }}$ | Data $=000_{\mathrm{H}}$ to $\mathrm{FFF}_{\mathrm{H}}$ to $000_{\mathrm{H}}$ <br> To $\pm 0.1 \%$ of full scale <br> Code 7FF $_{\mathrm{H}}$ to $800_{\mathrm{H}}$ to 7FF $_{\mathrm{H}}$ $\begin{aligned} & \mathrm{V}_{\text {REF }}=1.5 \mathrm{~V} \mathrm{DC} 1 \mathrm{Vp}-\mathrm{p}, \text { data }=00 \mathrm{H}_{\mathrm{H}} \\ & \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 2 \\ & 6 \\ & 6 \\ & 150 \\ & 15 \\ & -63 \end{aligned}$ | $\begin{aligned} & 2 \\ & 6 \\ & 6 \\ & 150 \\ & 15 \\ & -63 \end{aligned}$ | V/us typ $\mu \mathrm{styp}$ $\mu \mathrm{styp}$ nVs typ nVs typ dB typ |

## AD7398/AD7399

| Parameter | Symbol | Condition | 3 V to $5 \mathrm{~V} \pm 10 \%$ | $\pm 5 \mathrm{~V} \pm 10 \%$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CHARACTERISTICS |  |  |  |  |  |
| Shutdown Supply Current | IDD_SD | No load | 30/60 | 30/60 | $\mu \mathrm{Atyp} /$ max |
| Positive Supply Current | IDD | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$, no load, $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$ | 1.5/2.8 | 1.6/3 | mA typ/max |
|  | IDD | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$, no load, $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ | 1.5/2.6 | 1.6/2.8 | mA typ/max |
| Negative Supply Current | Iss | $\mathrm{V}_{\mathrm{LL}}=0 \mathrm{~V}$, no load | 1.5/2.5 | 1.6/2.7 | mA typ/max |
| Power Dissipation | PDISS | $\mathrm{V}_{\mathrm{LL}}=0 \mathrm{~V}$, no load | 5 | 16 | mW typ |
| Power Supply Sensitivity | PSS | $\Delta V_{\text {DD }}= \pm 5 \%$ | 0.006 | 0.006 | \%/\% max |

${ }^{1}$ One LSB = V REF/4096 V for the 12-bit AD7398.
${ }^{2}$ The first eight codes $\left(000_{\mathrm{H}}\right.$ to 007 H ) are excluded from the linearity error measurement in single-supply operation.
${ }^{3}$ These parameters are guaranteed by design and not subject to production testing.
${ }^{4}$ When $V_{\text {REF }}$ is connected to either the $V_{D D}$ or the $V_{S S}$ power supply, the corresponding $V_{\text {out }}$ voltage programs between ground and the supply voltage minus the offset voltage of the output buffer, which is the same as the $\mathrm{V}_{\text {ZSE }}$ error specification. See additional information in the Theory of Operation section.
${ }^{5}$ Input resistance is code dependent.
${ }^{6}$ Typicals represent average readings measured at $25^{\circ} \mathrm{C}$.
${ }^{7}$ All input control signals are specified with $t_{R}=t_{F}=2 \mathrm{~ns}(10 \%$ to $90 \%$ of 3 V ) and timed from a voltage level of 1.5 V .
${ }^{8}$ The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground.

## AD7399 10-BIT VOLTAGE OUTPUT DAC

$V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}$; or $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}$; $\mathrm{V}_{\text {Ref }}=+2.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | Symbol | Condition | 3V to $5 \mathrm{~V} \pm 10 \%$ | $\pm 5 \mathrm{~V} \pm 10 \%$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution ${ }^{1}$ <br> Relative Accuracy ${ }^{2}$ Differential Nonlinearity ${ }^{2}$ Zero-Scale Error Full-Scale Voltage Error Full-Scale Tempco ${ }^{3}$ | N <br> INL <br> DNL <br> $\mathrm{V}_{\text {ZSE }}$ <br> $V_{\text {FSE }}$ <br> $\mathrm{TCV}_{\text {FS }}$ | Monotonic <br> Data $=000_{\mathrm{H}}$ <br> Data $=3 \mathrm{FF}_{\mathrm{H}}$ | $\begin{aligned} & 10 \\ & \pm 1 \\ & \pm 1 \\ & 7 \\ & \pm 15 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 10 \\ & \pm 1 \\ & \pm 1 \\ & \pm 4 \\ & \pm 15 \\ & 1.5 \end{aligned}$ | Bits LSB max LSB max mV max $m V$ max ppm $/{ }^{\circ} \mathrm{C}$ typ |
| REFERENCE INPUT <br> $V_{\text {REF }}$ IN Range ${ }^{4}$ <br> Input Resistance ${ }^{5}$ <br> Input Capacitance ${ }^{3}$ | $V_{\text {ReF }}$ <br> Ref <br> Cref | Data $=155 \mathrm{H}$, worst case | $\begin{aligned} & 0 / V_{\mathrm{DD}} \\ & 40 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{S S} / V_{D D} \\ & 40 \\ & 5 \end{aligned}$ | $\vee$ min/max k $\Omega$ typ ${ }^{6}$ pF typ |
| ANALOG OUTPUT Output Voltage Range Output Current Capacitive Load ${ }^{3}$ | $\begin{aligned} & \text { Vout } \\ & \text { lout } \\ & C_{L} \end{aligned}$ | Data $=200_{\mathrm{H}}, \Delta \mathrm{V}_{\text {out }}=1 \mathrm{LSB}$ No oscillation | $\begin{aligned} & 0 \text { to } V_{\text {REF }} \\ & \pm 5 \\ & 200 \end{aligned}$ | $\begin{aligned} & 0 \text { to } V_{\text {REF }} \\ & \pm 5 \\ & 400 \end{aligned}$ | mA typ <br> pF max |
| LOGIC INPUTS <br> Logic Input Low Voltage <br> Logic Input High Voltage <br> Input Leakage Current Input Capacitance ${ }^{3}$ | VII <br> $\mathrm{V}_{\mathrm{IH}}$ <br> ILL <br> CIL | $\begin{aligned} & V_{D D}=3 \mathrm{~V} \\ & V_{D D}=5 \mathrm{~V} \\ & C L K \text { only } \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.8 \\ & 80 \% \mathrm{~V}_{\mathrm{DD}} \\ & 2.1 \text { to } 2.4 \\ & 1 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 4.0 \\ & 2.4 \\ & 1 \\ & 10 \end{aligned}$ | V max <br> $V$ max <br> $V$ min <br> $V$ min <br> $\mu \mathrm{A}$ max <br> pF max |
| INTERFACE TIMING ${ }^{3,7}$ <br> Clock Frequency <br> Clock Width High <br> Clock Width Low <br> $\overline{\mathrm{CS}}$ to Clock Setup <br> Clock to $\overline{C S}$ Hold <br> Load DAC Pulse Width <br> Data Setup <br> Data Hold <br> Load Setup to $\overline{C S}$ <br> Load Hold to $\overline{C S}$ | fсık <br> tch <br> tct <br> tcss <br> tcsH <br> tldac <br> tbs <br> $t_{\text {DH }}$ <br> tlds <br> tLDH |  | $\begin{aligned} & 11 \\ & 45 \\ & 45 \\ & 10 \\ & 20 \\ & 45 \\ & 15 \\ & 10 \\ & 0 \\ & 20 \end{aligned}$ | $\begin{aligned} & 16.6 \\ & 30 \\ & 30 \\ & 5 \\ & 15 \\ & 30 \\ & 10 \\ & 5 \\ & 0 \\ & 15 \end{aligned}$ | MHz max <br> ns min <br> ns min <br> ns min <br> ns min <br> ns min <br> ns min <br> ns min <br> ns min <br> ns min |


| Parameter | Symbol | Condition | 3 V to $5 \mathrm{~V} \pm 10 \%$ | $\pm 5 \mathrm{~V} \pm 10 \%$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AC CHARACTERISTICS <br> Output Slew Rate Settling Time ${ }^{8}$ Shutdown Recovery DAC Glitch Digital Feedthrough Feedthrough | $\begin{aligned} & \mathrm{SR} \\ & \mathrm{t}_{\mathrm{S}} \\ & \mathrm{t}_{\mathrm{SDR}} \\ & \mathrm{Q} \\ & \mathrm{Q}_{\mathrm{DF}} \\ & \mathrm{~V}_{\text {OUT }} / V_{\text {REF }} \end{aligned}$ | Data $=000_{\text {н }}$ to $3 \mathrm{FF}_{\mathrm{H}}$ to $000_{\mathrm{H}}$ To $\pm 0.1 \%$ of full scale <br> Code 1FFH to $200_{\text {H }}$ to $1 \mathrm{FF}_{\mathrm{H}}$ $\begin{aligned} & \mathrm{V}_{\text {REF }}=1.5 \mathrm{~V}_{\mathrm{DC}}+1 \mathrm{~V} p-\mathrm{p}, \\ & \text { data }=000_{\mathrm{H}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 2 \\ & 6 \\ & 6 \\ & 150 \\ & 15 \\ & -63 \end{aligned}$ | $\begin{aligned} & 2 \\ & 6 \\ & 6 \\ & 150 \\ & 15 \\ & -63 \end{aligned}$ | V/ $\mu \mathrm{s}$ typ <br> $\mu \mathrm{styp}$ <br> $\mu \mathrm{s}$ typ <br> nVs typ <br> nVs typ <br> dB typ |
| SUPPLY CHARACTERISTICS <br> Shutdown Supply Current Positive Supply Current <br> Negative Supply Current <br> Power Dissipation Power Supply Sensitivity | IDD_SD IDD <br> IDD <br> Iss <br> PDISS <br> PSS | No load $\begin{aligned} \mathrm{V}_{\mathrm{IL}} & =0 \mathrm{~V}, \text { no load, } \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{IL}} & =0 \mathrm{~V}, \text { no load, } \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{IL}} & =0 \mathrm{~V}, \text { no load } \\ \mathrm{V}_{\mathrm{IL}} & =0 \mathrm{~V}, \text { no load } \\ \Delta \mathrm{V}_{\mathrm{DD}} & = \pm 5 \% \end{aligned}$ | $\begin{aligned} & 30 / 60 \\ & 1.5 / 2.8 \\ & \\ & 1.5 / 2.6 \\ & \\ & 1.5 / 2.5 \\ & 5 \\ & 0.006 \end{aligned}$ | $\begin{aligned} & 30 / 60 \\ & 1.6 / 3 \\ & \\ & 1.6 / 2.8 \\ & \\ & 1.6 / 2.7 \\ & 16 \\ & 0.006 \end{aligned}$ | $\mu \mathrm{A}$ typ/max mA typ/max <br> mA typ/max <br> mA typ/max <br> mW typ <br> \%/\% max |

${ }^{1}$ One LSB $=V_{\text {REF }} / 1024$ V for the 10-bit AD7399.
${ }^{2}$ The first two codes $\left(000_{\mathrm{H}}\right.$ and $\left.001_{\mathrm{H}}\right)$ are excluded from the linearity error measurement in single-supply operation.
${ }^{3}$ These parameters are guaranteed by design and not subject to production testing.
${ }^{4}$ When $V_{\text {REF }}$ is connected to either the $V_{D D}$ or the $V_{S S}$ power supply, the corresponding $V_{\text {OUT }}$ voltage programs between ground and the supply voltage minus the offset voltage of the output buffer, which is the same as the $\mathrm{V}_{\text {ZSE }}$ error specification. See additional discussion in the Theory of Operation section.
${ }^{5}$ Input resistance is code dependent.
${ }^{6}$ Typicals represent average readings measured at $25^{\circ} \mathrm{C}$.
${ }^{7}$ All input control signals are specified with $t_{R}=t_{F}=2 \mathrm{~ns}(10 \%$ to $90 \%$ of 3 V ) and timed from a voltage level of 1.5 V .
${ }^{8}$ The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground.

## TIMING DIAGRAMS



Figure 3. AD7398 Timing Diagram (AD7399 with SDI $=14$ Bits Only)


Figure 4. Continuous Clock Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V, +7 V |
| Vss to GND | $+0.3 \mathrm{~V},-7 \mathrm{~V}$ |
| $V_{\text {Ref }}$ to GND | $\mathrm{V}_{\text {SS }}, \mathrm{V}_{\text {DD }}$ |
| Logic Inputs to GND | $-0.3 \mathrm{~V},+8 \mathrm{~V}$ |
| Vout to GND | $\mathrm{V}_{S S}-0.3 \mathrm{~V}, \mathrm{~V} D \mathrm{D}+0.3 \mathrm{~V}$ |
| lout Short Circuit to GND | 50 mA |
| Thermal Resistance ( $\theta_{\text {JA }}$ ) |  |
| 16-Lead SOIC_W Package (RW-16) | $158^{\circ} \mathrm{C} / \mathrm{W}$ |
| 16-Lead TSSOP Package (RU-16) | $180^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Junction Temperature (T, Max) | $150^{\circ} \mathrm{C}$ |
| Package Power Dissipation | ( $\mathrm{T}, \mathrm{Max}-\mathrm{T}_{\mathrm{A}}$ )/ $\mathrm{\theta}_{\mathrm{JA}}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow Soldering Peak Temperature |  |
| SnPb | $240^{\circ} \mathrm{C}$ |
| Pb-Free | $260^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

| $\mathrm{V}_{\text {OUT }} \mathrm{B}$ | $\begin{gathered} \text { AD7398/ } \\ \text { AD7399 } \\ \text { TOP VIEW } \\ \text { (Not to Scale) } \end{gathered}$ | 16 | $\mathrm{V}_{\text {OUT }} \mathrm{C}$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}{ }^{2}$ |  | 15 | $\mathrm{V}_{\text {OUT }}$ D |
| $\mathrm{V}_{\mathrm{SS}} 3$ |  | 14 | $v_{D D}$ |
| $\mathrm{V}_{\text {REF }} \mathrm{A} 4$ |  | 13 | $\mathrm{V}_{\text {REF }} \mathrm{C}$ |
| $V_{\text {REF }} \mathrm{B} 5$ |  | 12 | $V_{\text {REF }} \mathrm{D}$ |
| GND 6 |  | 11 | SDI |
| $\overline{\text { LDAC }} 7$ |  | 10 | CLK |
| $\overline{\mathrm{RS}} 8$ |  | 9 | $\overline{\text { CS }}$ |

Figure 5. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VoutB | DAC B Voltage Output. |
| 2 | VoutA | DAC A Voltage Output. |
| 3 | Vss | Negative Power Supply Input. Specified range of operation 0 V to -5.5 V . |
| 4 | $V_{\text {ref }} \mathrm{A}$ | DAC A Reference Voltage Input Terminal. Establishes DAC A full-scale output voltage. Pin can be tied to $V_{D D}$ pin or $V_{S S} \mathrm{pin}$. |
| 5 | $V_{\text {REF }} \mathrm{B}$ | DAC B Reference Voltage Input Terminal. Establishes DAC B full-scale output voltage. Pin can be tied to V $\mathrm{V}_{\text {d }}$ pin or $V_{5 S}$ pin. |
| 6 | GND | Ground Pin. |
| 7 | $\overline{\text { LDAC }}$ | Load DAC Register Strobe. Level sensitive active low. Transfers all input register data to DAC registers. Asynchronous active low input. See Table 5 for operation. |
| 8 | $\overline{\mathrm{RS}}$ | Resets Input and DAC Registers to All Zero Codes. Shift register contents unchanged. |
| 9 | $\overline{C S}$ | Chip Select. Active low input. Disables shift register loading when high. Transfers serial register data to the input register when $\overline{\mathrm{CS}}$ returns high. Does not effect $\overline{\mathrm{LDAC}}$ operation. |
| 10 | CLK | Schmitt Triggered Clock Input. Positive edge clocks data into shift register. |
| 11 | SDI | Serial Data Input. Input data loads directly into the shift register. |
| 12 | $V_{\text {ReF }} \mathrm{D}$ | DAC D Reference Voltage Input Terminal. Establishes DAC D full-scale output voltage. Pin can be tied to $V_{\text {DD }}$ pin or $V_{S S} \mathrm{pin}$. |
| 13 | $V_{\text {REF }} C$ | DAC C Reference Voltage Input Terminal. Establishes DAC C full-scale output voltage. Pin can be tied to $\mathrm{V}_{\text {DD }}$ pin or $\mathrm{V}_{S S} \mathrm{pin}$. |
| 14 | $V_{D D}$ | Positive Power Supply Input. Specified range of operation 3 V to $5 \mathrm{~V} \pm 10 \%$. |
| 15 | VoutD | DAC D Voltage Output. |
| 16 | VoutC | DAC C Voltage Output. |

Table 5. Control Logic Truth Table

| $\overline{\mathbf{C S}}$ | CLK | $\overline{\text { LDAC }}$ | Serial Shift Register Function | Input Register Function | DAC Register |
| :--- | :--- | :--- | :--- | :--- | :--- |
| H | X | H | No effect | No effect | No effect |
| L | L | H | No effect | No effect | No effect |
| L | $\uparrow+$ | H | Shift register data advanced one bit | Latched | No effect |
| L | H | H | No effect | Latched | No effect |
| $\uparrow+$ | L/H | H | No effect | Updated with shift register contents | No effect |
| H | X | L | No effect | Latched | Transparent |
| H | X | $\uparrow+$ | No effect | Latched | Latched |

## NOTES

1. $\uparrow+=$ Positive logic transition; $\downarrow$ - = Negative logic transition; $\mathrm{X}=$ Don't Care.
2. At power-on, both the input register and the DAC register are loaded with all zeros.
3. During power shutdown, reprogramming of any internal registers can take place, but the output amplifiers do not produce the new values until the part is taken out of shutdown mode.
4. The $\overline{\overline{L D A C}}$ input is a level-sensitive input that controls the four DAC registers.

## AD7398/AD7399

## INPUT REGISTERS

## AD7398 SERIAL INPUT REGISTER DATA FORMAT

Data is loaded in the MSB first format.
MSB

| B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SA | SD | A1 | A0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

## NOTE

Bit Position B14 and Bit Position B15 are the SD and SA power shutdown control bits. If SA is set to Logic 1, all DACs are placed in the power shutdown mode. If SD is set to Logic 1, the address decoded by Bit B12 and Bit B13 (A0 and A1) determine the DAC channel that is placed in the power shutdown state.

## AD7399 SERIAL INPUT REGISTER DATA FORMAT

Data is loaded in the MSB first format.
MSB

| B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SA | SD | A1 | A0 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

NOTE
Bit Position B12 and Bit Position B13 are the SD and SA power shutdown control bits. If SA is set to Logic 1 , all DACs are placed in the power shutdown mode. If SD is set to Logic 1, the address decoded by Bit B10 and Bit B11 (A0 and A1) determine the DAC channel that is placed in the power shutdown state.

Table 6. AD7398/AD7399 Address Decode Control

| SA | SD | A1 | A0 | DAC Channel Affected |
| :--- | :--- | :--- | :--- | :--- |
| 1 | X | X | X | All DACs shutdown |
| 0 | 1 | 0 | 0 | DAC A shutdown |
| 0 | 1 | 0 | 1 | DAC B shutdown |
| 0 | 1 | 1 | 0 | DAC C shutdown |
| 0 | 1 | 1 | 1 | DAC D shutdown |
| 0 | 0 | 0 | 0 | DAC A input register decoded |
| 0 | 0 | 0 | 1 | DAC B input register decoded |
| 0 | 0 | 1 | 0 | DAC C input register decoded |
| 0 | 0 | 1 | 1 | DAC D input register decoded |

## TERMINOLOGY

## Relative Accuracy (INL)

For the DAC, relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. Figure 6 illustrates a typical INL vs. code plot.

## Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB maximum ensures monotonicity. Figure 8 illustrates a typical DNL vs. code plot.

## Zero-Scale Error ( V $_{\text {ZSE }}$ )

Zero-scale error is a measure of the output voltage error from zero voltage when zero code is loaded to the DAC register.

## Full-Scale Error ( $\mathrm{V}_{\mathrm{FSE}}$ )

Full-scale error is a measure of the output voltage error from full-scale voltage when full-scale code is loaded to the DAC register.

## Full-Scale Temperature Coefficient (TC $\mathrm{TVFs}^{\text {) }}$

This is a measure of the change in full-scale error with a change in temperature. It is expressed in $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or $\mathrm{mV} /{ }^{\circ} \mathrm{C}$.

## DAC Glitch Impulse (Q)

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in $n V \quad s$ and is measured when the digital input code is changed by 1 LSB at the major carry transition (midscale transition). A plot of the glitch impulse is shown in Figure 15.

Digital Feedthrough ( $\mathrm{Q}_{\mathrm{DF}}$ )
Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. $\overline{C S}$ is held high while the CLK and SDI signals are toggled. It is specified in $\mathrm{nV}-\mathrm{s}$, and is measured with a full-scale code change on the data bus, such as from all 0 s to all $1 s$ and vice versa. A typical plot of digital feedthrough is shown in Figure 16.

## Power Supply Sensitivity (PSS)

This specification indicates how the output of the DAC is affected by changes in the power supply voltage. Power supply sensitivity is quoted in terms of $\%$ change in output per $\%$ change in $V_{D D}$ for full-scale output of the $D A C$. $V_{D D}$ is varied by $\pm 10 \%$.

## Reference Feedthrough (Vout/ $\mathbf{V}_{\text {ref }}$ )

This is a measure of the feedthrough from the $V_{\text {ref }}$ input to the DAC output when the DAC is loaded with all 0 s. A 100 kHz , 1 V p-p is applied to $\mathrm{V}_{\text {REF. }}$. Reference feedthrough is expressed in dB or mV p-p.

## AD7398/AD7399

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. AD7398 INL vs. Code ( $T_{A}=25^{\circ} \mathrm{C}$ )





Figure 7. AD7399 INL vs. Code $\left(T_{A}=25^{\circ} \mathrm{C}\right)$


Figure 8. $A D 7398 D N L$ vs. Code ( $\left.T_{A}=25^{\circ} \mathrm{C}\right)$





Figure 9. AD7399 DNL vs. Code ( $\left.T_{A}=25^{\circ} \mathrm{C}\right)$


Figure 10. AD7398 INL, DNL, FSE vs. Reference Voltage


Figure 11. AD7398 Reference Input Current vs. Code


Figure 12. AD7398 Reference Input Resistance vs. Code


Figure 13. $\Delta$ Vout vs. Load Current


Figure 14. AD7398 Full-Scale Error Tempco


## AD7398/AD7399



Figure 16. AD7398 Digital Feedthrough


Figure 17. AD7398 Large Signal Settling Time
$\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+5 \mathrm{~V}$


Figure 18. AD7398 Shutdown Recovery


Figure 19. AD7398 Multiplying Gain vs. Frequency


Figure 20. AD7398 Supply Current vs. Clock Frequency


Figure 21. AD7398 Supply Current vs. Supply Voltage


Figure 22. Supply Current vs. Temperature


Figure 23. Shutdown Current vs. Temperature


Figure 24. AD7398 Long-Term Drift

## AD7398/AD7399

## THEORY OF OPERATION



The AD7398/AD7399 contain four 12-bit and 10-bit, respectively, voltage output, digital-to-analog converters. Each DAC has its own independent multiplying reference input. Both the AD7398 and AD7399 use a 3-wire, SPI-compatible serial data interface, with an asynchronous $\overline{\mathrm{RS}}$ pin for zero-scale reset. In addition, an $\overline{\text { LDAC }}$ strobe enables four-channel simultaneous updates for hardware-synchronized output voltage changes.


## DAC OPERATION

The internal R-2R ladder of the AD7398/AD7399 operates in the voltage switching mode, maintaining an output voltage that is the same polarity as the input reference voltage. A proprietary scaling technique is used to attenuate the input reference voltage in the DAC. The output buffer amplifies the internal DAC output to achieve a $V_{\text {ReF }}$ to $V_{\text {out }}$ gain of unity.

The nominal DAC output voltage is determined by the externally applied $V_{\text {ref }}$ and the digital data (D) as

$$
\begin{align*}
& V_{\text {OUT }}=V_{\text {REF }} \times D / 4096(\text { For } A D 7398)  \tag{1}\\
& V_{\text {OUT }}=V_{\text {REF }} \times D / 1024(\text { For } A D 7399) \tag{2}
\end{align*}
$$

where:
$D$ is the 12-bit or 10-bit decimal equivalent of the data word. $V_{\text {REF }}$ is the externally applied reference voltage.

In order to maintain good analog performance, the user should bypass power supplies with $0.01 \mu \mathrm{~F}$ ceramic capacitors (mount them close to the supply pins) and $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum capacitors in parallel. In addition, clean power supplies with low ripple voltage capability should be used. Switching power supplies can be used for this application, but beware of its higher ripple voltage and PSS frequency-dependent characteristics. It is also best to supply power to the AD7398/AD7399 from the system's analog supply voltages. Do not use the digital 5 V supply.

The reference input resistance is code dependent, exhibiting worst case $35 \mathrm{k} \Omega$ for AD7398 when the DAC is loaded with alternating codes 010101010101 . Similarly, the reference input resistance is $40 \mathrm{k} \Omega$ for AD7399 when the DAC is loaded with 0101010101.

## OPERATION WITH V ${ }_{\text {REF }}$ EQUAL TO THE SUPPLY

The AD7398/AD7399 are designed to approach the full output voltage swing from ground to $V_{D D}$ or $V_{s s}$. The maximum output swing is achieved when the corresponding $\mathrm{V}_{\text {Ref }}$ input pin is tied to the same power supply. This power supply should be low noise and low ripple, preferably operated by a suitable reference voltage source such as ADR292 or REF02. The output swing is limited by the internal buffer offset voltage and the output drive current capability of the output stage. Users should at least budget the $\mathrm{V}_{\text {ZSE }}$ offset voltage as the closest the output voltage can get to either supply voltage under a no load condition. Under a loaded output, degrade the headroom by a factor of 2 mV per 1 mA of load current. Also note that the internal op amp has an offset voltage so that the first eight codes of AD7398 may not respond at the supply voltage or at ground until the internal DAC voltage exceeds the offset voltage of the output buffers. Similarly, the first two codes of AD7399 should not be used.

## POWER SUPPLY SEQUENCING

$\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\text {SS }}$ of AD7398/AD7399 should be powered from the system analog supplies. The external reference input can be supplied from the same supply to avoid a possible latch-up when the reference is powered on prior to $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$, or powered off subsequent to $V_{D D} / V_{S S}$. If $V_{D D} / V_{\text {SS }}$ and $V_{\text {REF }}$ have separate power sources, ensure the power-up sequence is $G N D, V_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\text {REF }} /$ digital input/digital output. The reverse sequence applies to the power-down sequence. The order of $V_{\text {REF }}$ and digital input/digital output is not important. In addition, $V_{\text {REF }}$ pins of the unused DACs should be connected to GND or some other power sources to ensure a similar power-up/power-down sequence.

## PROGRAMMABLE POWER SHUTDOWN

The two MSBs of the serial input register, SA and SD, are used to program various shutdown modes. If SA is set to Logic 1 , all DACs are placed in shutdown mode. If $S A=0$ and $S D=1$, $a$ corresponding DAC is shutdown addressed by Bit A0 and Bit A1 (see the Input Registers section).

## WORST CASE ACCURACY

Assuming a perfect reference, the worst-case output voltage can be calculated from the following equation:

$$
\begin{equation*}
V_{O U T}=\frac{D}{2^{N}} \times\left(V_{R E F}+V_{F S E}\right)+V_{Z S E}+I N L \tag{3}
\end{equation*}
$$

where:
$D=$ decimal code loaded to DAC ranges $0 \leq \mathrm{D} \leq 2^{\mathrm{N}}-1$.
$N=$ number of bits.
$V_{R E F}=$ applied reference voltage.
$V_{\text {FSE }}=$ full-scale error in volts.
$V_{Z S E}=$ zero-scale error in volts.
$I N L=$ integral nonlinearity in volts. INL is 0 at full scale or zero scale.

## SERIAL DATA INTERFACE

The AD7398/AD7399 uses a 3-wire ( $\overline{C S}$, SDI, CLK) SPIcompatible serial data interface. Serial data of the AD7398 and AD7399 is clocked into the serial input register in a 16-bit and 14bit data-word format, respectively. MSBs are loaded first. The Input Registers section defines the 16 data-word bits for AD7398 and the 14 data-word bits for the AD7399. Data is placed on the SDI pin, and clocked into the register on the positive clock edge of CLK, subject to the data setup and data hold time requirements specified in the Specifications section. Data can only be clocked in while the $\overline{\mathrm{CS}}$ chip select pin is active low. For the AD7398, only the last 16 bits clocked into the serial register are interrogated when the $\overline{\mathrm{CS}}$ pin returns to the logic high state, and extra data bits are ignored. For the AD7399, only the last 14 bits clocked into the serial register are interrogated when the $\overline{\mathrm{CS}}$ pin returns to the logic high state. Because most microcontrollers output serial data is in eight-bit bytes, two right-justified data bytes can be written to the AD7398 and AD7399. Keeping the $\overline{\mathrm{CS}}$ line low between the first and second byte transfers results in a successful serial register update.

Once the data is properly aligned in the shift register, the positive edge of the $\overline{\mathrm{CS}}$ initiates the transfer of new data to the target DAC register, determined by the decoding of Address Bit A1 and Address Bit A0. For the AD7398, Table 5, Table 6, the Input Registers section, Figure 3, and Figure 4 define the characteristics of the serial interface. For the AD7399, Table 5, Table 6, the Input Registers section, and Figure 4 (with a 14-bit exception) define the characteristics of the serial interface. Figure 27 and Figure 28 show the equivalent logic interface for the key digital control pins for AD7398 and AD7399.

An asynchronous $\overline{\mathrm{RS}}$ provides hardware control reset to zerocode state over the preset function and DAC register loading. If this function is not needed, the $\overline{\mathrm{RS}}$ pin can be tied to logic high.


Figure 27. Equivalent Logic Interface

## AD7398/AD7399

## POWER-ON RESET

When the VDD power supply is turned on, an internal reset strobe forces all the input and DAC registers to the zero-code state. The V $\mathrm{V}_{\mathrm{DD}}$ power supply should have a smooth positive ramp without drooping in order to have consistent results, especially in the region of $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$ to 2.2 V . The $\mathrm{V}_{\text {ss }}$ supply has no effect on the power-on reset performance. The DAC register data stays at zero until a valid serial register data load takes place.

## ESD Protection Circuits

All logic input pins contain back-biased ESD protection Zeners connected to ground (GND) and VDD as shown in Figure 28.


Figure 28. Equivalent ESD Protection Circuits

## MICROPROCESSOR INTERFACING

Microprocessor interfacing to the AD7398/AD7399 is via a serial bus that uses standard protocol compatible with DSP processors and microcontrollers. The communications channel requires a 3-wire interface consisting of a clock signal, a data signal, and a synchronization signal. The AD7398/AD7399 require a 16-bit/14-bit data word with data valid on the rising edge of CLK. The DAC update can be done automatically when all the data is clocked in, or it can be done under control of $\overline{\mathrm{LDAC}}$.

## ADSP-2101 to AD7398/AD7399 Interface

Figure 29 shows a serial interface between the AD7398/AD7399 and the ADSP-2101. The ADSP-2101 is set to operate in the serial port (SPORT) transmit alternate framing mode. The ADSP-2101 is programmed through the SPORT control register and should be configured as follows: Internal clock operation, active low framing, 16-bit-word length. For the AD7398, transmission is initiated by writing a word to the Tx register after the SPORT has been enabled. For the AD7399, the first two bits are don't care as the AD7399 keeps the last 14 bits. Similarly, transmission is initiated by writing a word to the Tx register after the SPORT has been enabled. Because of the edge-triggered difference, an inverter is required at the SCLKs between the DSP and the DAC.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 29. ADSP-2101 to AD7398/AD7399 Interface

## 68HC11/68L1 1 to AD7398/AD7399 Interface

Figure 30 shows a serial interface between the AD7398/AD7399 and the $68 \mathrm{HC} 11 / 68 \mathrm{~L} 11$ microcontroller. SCK of the $68 \mathrm{HC11/}$ 68 L 11 drives the CLK of the DAC, and the MOSI output drives the serial data lines SDI. $\overline{\mathrm{CS}}$ signal is driven from one of the port lines. The $68 \mathrm{HC11} / 68 \mathrm{~L} 11$ are configured for master mode; $\mathrm{MSTR}=1$, $\mathrm{CPOL}=0$, and $\mathrm{CPHA}=0$. Data appearing on the MOSI output is valid on the rising edge of SCK.


Figure 30. 68HC11/68L11 to AD7398/AD7399 Interface

## MICROWIRE $^{\text {TM }}$ to AD7398/AD7399 Interface

Figure 31 shows an interface between the AD7398/AD7399 and any MICROWIRE-compatible device. Serial data is shifted out on the falling edge of the serial clock and into the AD7398/ AD7399 on the rising edge of the serial clock. No glue logic is required as the DAC clocks data into the input shift register on the rising edge.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 31. MICROWIRE to AD7398/AD7399 Interface

## 80C51/80L51 to AD7398/AD7399 Interface

A serial interface between the AD7398/AD7399 and the 80C51/ 80 L 51 microcontroller is shown in Figure 32. TxD of the microcontroller drives the CLK of the AD7398/AD7399, and RxD drives the serial data line of the DAC. P3.3 is a bit-programmable pin on the serial port that is used to drive $\overline{\mathrm{CS}}$.


Figure 32. 80C51/80L51 to AD7398/AD7399 Interface

## AD7398/AD7399

Note that the 80C51/80L51 provide the LSB first, although the AD7398/AD7399 expect the MSB of the 16-bit/14-bit word first. Care should be taken to ensure the transmit routine takes this into account. This can usually be done with software by shifting out and accumulating the bits in the correct order before inputting to the DAC. In addition, 80C51 outputs two byte words/ 16 bits of data. Thus for AD7399, the first two bits, after rearrangement, should be don't care as they are dropped from the 14-bit word of the AD7399.

When data is to be transmitted to the DAC, P3.3 is taken low. Data on RxD is valid on the falling edge of TxD, so the clock must be inverted as the DAC clocks data into the input shift register on the rising edge of the serial clock. The 80C51/80L51 transmit their data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. As the AD7399 requires a 14-bit word, P3.3 (or any one of the other programmable bits) is the $\overline{\mathrm{CS}}$ input signal to the DAC; therefore P3.3 should be brought low at the beginning of the 16 -bit write cycle $2 \times 8$ bit-words, and held low until the 16 -bit $2 \times 8$ cycle is completed. After that, P3.3 is brought high again and the new data loads to the DAC. Again, the first two bits, after rearranging, should be don't care. $\overline{\text { LDAC }}$ on the AD7398/AD7399 can also be controlled by the 80C51/80L51 serial port output by using another bit-programmable pin, P3.4.

## AD7398/AD7399

## APPLICATIONS INFORMATION

## STAIRCASE WINDOWS COMPARATOR

Many applications need to determine whether voltage levels are within predetermined limits. Some requirements are for nonoverlapping windows and others for overlapping windows. Both circuit configurations are shown in Figure 33 and Figure 34, respectively.


Figure 33. Nonoverlapping Windows Comparator


Figure 34. Nonoverlapping Windows Range


Figure 35. Overlapping Windows Comparator


Figure 36. Overlapping Windows Range
The nonoverlapping circuit employs one AD7398/AD7399 and ten comparators to achieve five voltage windows. These windows range between $V_{\text {ref }}$ and analog ground as shown in Figure 34. Similarly, the overlapping circuit employs six comparators to achieve three overlapping windows (see Figure 36).

## AD7398/AD7399

## PROGRAMMABLE DAC REFERENCE VOLTAGE

With the flexibility of the AD7398/AD7399, one of the internal DACs can be used to control a common programmable V $\mathrm{V}_{\text {refx }}$ for the remainder of the DACs.

The circuit configuration is shown in Figure 37. The relationship of $\mathrm{V}_{\text {refx }}$ to $\mathrm{V}_{\text {ref }}$ is dependent upon the digital code and the ratio of R1 and R2, and is given by

$$
\begin{align*}
& V_{R E F X}=V_{R E F} \times\left(1+\frac{R 2}{R 1}\right)-V_{R E F X} \times \frac{D}{2^{N}} \times \frac{R 2}{R 1}  \tag{4}\\
& V_{R E F X}=\frac{V_{R E F} \times\left(1+\frac{R 2}{R 1}\right)}{\left(1+\frac{D}{2^{N}} \times \frac{R 2}{R 1}\right)}
\end{align*}
$$

(5)
where:
$D=$ decimal equivalent of input code.
$N=$ number of bits.
$V_{\text {REF }}=$ applied external reference.
$V_{\text {REFX }}=$ reference voltage for DAC A to DAC D.

Table 7. Vrefx vs. R1 and R2

| R1, R2 | Digital Code | $\mathrm{V}_{\text {ReFX }}$ |
| :---: | :---: | :---: |
| R1 = R2 | 000000000000 | $2 \mathrm{~V}_{\text {REF }}$ |
| $\mathrm{R} 1=\mathrm{R} 2$ | 100000000000 | $1.3 \mathrm{~V}_{\text {REF }}$ |
| $\mathrm{R} 1=\mathrm{R} 2$ | 111111111111 | $\mathrm{V}_{\text {REF }}$ |
| $\mathrm{R} 1=3 \mathrm{R} 2$ | 000000000000 | $4 \mathrm{~V}_{\text {REF }}$ |
| $\mathrm{R} 1=3 \mathrm{R} 2$ | 100000000000 | $1.6 \mathrm{~V}_{\text {REF }}$ |
| $\mathrm{R} 1=3 \mathrm{R} 2$ | 111111111111 | $\mathrm{V}_{\text {ReF }}$ |

The accuracy of $\mathrm{V}_{\text {Refx }}$ is affected by the quality of R1 and R2. Therefore, tight tolerance, low tempco, thin film resistors should be used.


Figure 37. Programmable DAC Reference

## AD7398/AD7399

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 38. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16)
Dimensions shown in millimeters and (inches)


Figure 39. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model ${ }^{1,2}$ | Resolution (Bits) | Temperature Range | Package Description | Package Option | Ordering Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD7398BR | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 | 47 |
| AD7398BR-REEL | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 | 1,000 |
| AD7398BRZ | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 | 47 |
| AD7398BRZ-REEL | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 | 1,000 |
| AD7398BRU | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | 96 |
| AD7398BRU-REEL7 | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | 1,000 |
| AD7398BRUZ | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | 96 |
| AD7398BRUZ-REEL7 | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | 1,000 |
| AD7398WBRUZ-RL7 | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | 1,000 |
| AD7399BR | 10 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 | 47 |
| AD7399BR-REEL | 10 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 | 1,000 |
| AD7399BRZ | 10 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 | 47 |
| AD7399BRZ-REEL | 10 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 | 1,000 |
| AD7399BRU | 10 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | 96 |
| AD7399BRU-REEL7 | 10 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | 1,000 |
| AD7399BRUZ | 10 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | 96 |
| AD7399BRUZ-REEL7 | 10 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | 1,000 |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2} \mathrm{~W}=$ Qualified for Automotive Applications.
The AD7398 contains 3254 transistors. The die size measures 108 mils $\times 144$ mils.

## AUTOMOTIVE PRODUCTS

The AD7398WBRUZ-RL7 model is available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that this automotive model may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade product shown is available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for this model.

## AD7398/AD7399

NOTES

AD7398/AD7399

NOTES

## AD7398/AD7399

## NOTES

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
AD7399BR AD7399BRUZ-REEL7 AD7398BRZ AD7398BRU AD7398BRUZ-REEL7 AD7399BRUZ AD7399BRZ-
REEL AD7398BRZ-REEL AD7398WBRUZ-RL7 AD7398BRU-REEL7 AD7399BRZ AD7398BR-REEL AD7398BRUZ
AD7398BR


[^0]:    Rev. C
    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

