

# 1 GSPS Direct Digital Synthesizer with 14-Bit DAC

# AD9912

#### FEATURES

1 GSPS internal clock speed (up to 400 MHz output directly) Integrated 1 GSPS 14-bit DAC 48-bit frequency tuning word with 4  $\mu$ Hz resolution **Differential HSTL comparator** Flexible system clock input accepts either crystal or external reference clock **On-chip low noise PLL REFCLK multiplier 2 SpurKiller channels** Low jitter clock doubler for frequencies up to 750 MHz Single-ended CMOS comparator; frequencies of <150 MHz Programmable output divider for CMOS output Serial I/O control **Excellent dynamic performance** Software controlled power-down Available in two 64-lead LFCSP packages Residual phase noise @ 250 MHz 10 Hz offset: -113 dBc/Hz 1 kHz offset: -133 dBc/Hz

100 kHz offset: -153 dBc/Hz 40 MHz offset: -161 dBc/Hz

### APPLICATIONS

Agile LO frequency synthesis Low jitter, fine tune clock generation Test and measurement equipment Wireless base stations and controllers Secure communications Fast frequency hopping


### **GENERAL DESCRIPTION**

The AD9912 is a direct digital synthesizer (DDS) that features an integrated 14-bit digital-to-analog converter (DAC). The AD9912 features a 48-bit frequency tuning word (FTW) that can synthesize frequencies in step sizes no larger than 4  $\mu$ Hz. Absolute frequency accuracy can be achieved by adjusting the DAC system clock.

The AD9912 also features an integrated system clock phase-locked loop (PLL) that allows for system clock inputs as low as 25 MHz.

The AD9912 operates over an industrial temperature range, spanning  $-40^{\circ}$ C to  $+85^{\circ}$ C.

## **BASIC BLOCK DIAGRAM**



Rev. F Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2007-2010 Analog Devices, Inc. All rights reserved.

# TABLE OF CONTENTS

Features 1
Applications
General Description
Basic Block Diagram 1
Revision History
Specifications
DC Specifications
AC Specifications
Absolute Maximum Ratings
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions9
Typical Performance Characteristics
Input/Output Termination Recommendations16
Theory of Operation17
Overview17
Direct Digital Synthesizer (DDS)17
Digital-to-Analog (DAC) Output18
Reconstruction Filter
FDBK_IN Inputs19
SYSCLK Inputs
Output Clock Drivers and 2× Frequency Multiplier
Harmonic Spur Reduction22
Thermal Performance
Power-Up
Power-On Reset

Default Output Frequency on Power-Up	. 25
Power Supply Partitioning	26
3.3 V Supplies	26
1.8 V Supplies	26
Serial Control Port	27
Serial Control Port Pin Descriptions	. 27
Operation of Serial Control Port	27
The Instruction Word (16 Bits)	28
MSB/LSB First Transfers	28
I/O Register Map	31
I/O Register Descriptions	33
Serial Port Configuration (Register 0x0000 to Register 0x0005)	33
Power-Down and Reset (Register 0x0010 to Register 0x0013)	33
System Clock (Register 0x0020 to Register 0x0022)	. 34
CMOS Output Divider (S-Divider) (Register 0x0100 to Register 0x0106)	35
Frequency Tuning Word (Register 0x01A0 to Register 0x01AD)	35
Doubler and Output Drivers (Register 0x0200 to Register 0x0201)	37
Calibration (User-Accessible Trim) (Register 0x0400 to Register 0x0410)	37
Harmonic Spur Reduction (Register 0x0500 to Register 0x0509)	37
Outline Dimensions	39
Ordering Guide	

### **REVISION HISTORY**

**6/10—Rev. E to Rev. F** Changed Default Value of Register 0x003 to 0x19 (Table 12).....31

### 5/10—Rev. D to Rev. E

Deleted 64-Lead LFCSP (CP-64-1) Universa	al
Changes to SYSCLK PLL Enabled/ Maximum Input Rate of System	n
Clock PFD, Table 2	.6
Updated Outline Dimensions	9
Changes to Ordering Guide	59

### 11/09—Rev. C to Rev. D

Added 64-Lead LFCSP (CP-64-7) Univ	versal
Changes to Serial Port Timing Specifications and	
Propagation Delay Parameters	6
Added Exposed Paddle Notation to Figure 2	8
Changes to Power Supply Partitioning Section	25
Change to Serial Control Port Section	26
Changes to Figure 52	28
Added Exposed Paddle Notation to Outline Dimensions	38
Changes to Ordering Guide	39

#### 7/09—Rev. B to Rev. C

Changes to Logic Outputs Parameter, Table 1
Changes to AVDD (Pin 25, Pin 26, Pin 29, and Pin 30)25
6/09—Rev. A to Rev. B
Changes to Figure 40 and Direct Digital Synthesizer Section 17
Changes to Figure 48
Changes to Table 11
Changes to Table 22 and Table 23

### 1/08—Rev. 0 to Rev. A

Changes to Table 1	3
Changes to Table 2	
Changes to Table 4	
Changes to Typical Performance Characteristics	
Changes to Functional Description Section	19
Changes to Single-Ended CMOS Output Section	21
Changes to Harmonic Spur Reduction Section	21
Changes to Power Supply Partitioning Section	

10/07—Revision 0: Initial Version

# **SPECIFICATIONS**

# DC SPECIFICATIONS

AVDD = 1.8 V ± 5%, AVDD3 = 3.3 V ± 5%, DVDD = 1.8 V ± 5%, DVDD\_I/O = 3.3 V ± 5%, AVSS = 0 V, DVSS = 0 V, unless otherwise noted.

Table 1.					
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
SUPPLY VOLTAGE					
DVDD_I/O (Pin 1)	3.135	3.30	3.465	V	
DVDD (Pin 3, Pin 5, Pin 7)	1.71	1.80	1.89	V	
AVDD3 (Pin 14, Pin 46, Pin 47, Pin 49)	3.135	3.30	3.465	V	
AVDD3 (Pin 37)	1.71	3.30	3.465	V	Pin 37 is typically 3.3 V but can be set to 1.8 V
AVDD (Pin 11, Pin 19, Pin 23 to Pin 26, Pin 29, Pin 30, Pin 36, Pin 42, Pin 44, Pin 45, Pin 53)	1.71	1.80	1.89	V	
SUPPLY CURRENT					See also the Total Power Dissipation specifications
I <sub>AVDD3</sub> (Pin 37)		8	9.6	mA	CMOS output driver at 3.3 V, 50 MHz, with 5 pF load
I <sub>AVDD3</sub> (Pin 46, Pin 47, Pin 49)		26	31	mA	DAC output current source, $f_s = 1$ GSPS
I <sub>AVDD</sub> (Pin 11, Pin 19, Pin 23 to Pin 26, Pin 29, Pin 30, Pin 36, Pin 42, Pin 44, Pin 45)		113	136	mA	Aggregate analog supply, with system clock PLL, HSTL output driver, and S-divide enabled
I <sub>AVDD</sub> (Pin 53)		40	48	mA	DAC power supply
I <sub>DVDD</sub> (Pin 3, Pin 5, Pin 7)		205	246	mA	Digital core (SpurKiller off)
I <sub>DVDD_I/0</sub> (Pin 1, Pin 14 <sup>1</sup> )		2	3	mA	Digital I/O (varies dynamically)
LOGIC INPUTS (Except Pin 32)					Pin 9, Pin 10, Pin 54, Pin 55, Pin 58 to Pin 61 Pin 63, Pin 64
Input High Voltage (V <sub>IH</sub> )	2.0		DVDD_I/O	V	
Input Low Voltage (V⊫)	DVSS		0.8	V	
Input Current (I <sub>INH</sub> , I <sub>INL</sub> )		±60	±200	μΑ	At $V_{IN} = 0$ V and $V_{IN} = DVDD_I/O$
Maximum Input Capacitance (C <sub>IN</sub> )		3		pF	
CLKMODESEL (Pin 32) LOGIC INPUT					Pin 32 only
Input High Voltage (V <sub>IH</sub> )	1.4		AVDD	V	
Input Low Voltage (V⊫)	AVSS		0.4	V	
Input Current (I <sub>INH</sub> , I <sub>INL</sub> )		-18	-50	μΑ	At $V_{IN} = 0$ V and $V_{IN} = AVDD$
Maximum Input Capacitance (C <sub>IN</sub> )		3		pF	
LOGIC OUTPUTS					Pin 62 and the following bidirectional pins: Pin 9, Pin 10, Pin 54, Pin 55, Pin 63
Output High Voltage (Vон)	2.7		DVDD_I/O	V	I <sub>он</sub> = 1 mA
Output Low Voltage (Vol)	DVSS		0.4	V	lo∟ = 1 mA
FDBK_IN INPUT					Pin 40, Pin 41
Input Capacitance		3		pF	
Input Resistance	18	22	26	kΩ	Differential
Differential Input Voltage Swing	225			mV p-p	Equivalent to 112.5 mV swing on each leg; must be ac-coupled

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments	
SYSTEM CLOCK INPUT					System clock inputs should always be ac- coupled (both single-ended and differential)	
SYSCLK PLL Bypassed						
Input Capacitance		1.5		pF	Single-ended, each pin	
Input Resistance	2.4	2.6	2.9	kΩ	Differential	
Internally Generated DC Bias Voltage <sup>2</sup>	0.93	1.17	1.38	V		
Differential Input Voltage Swing	632			mV p-p	Equivalent to 316 mV swing on each leg	
SYSCLK PLL Enabled						
Input Capacitance		3		pF	Single-ended, each pin	
Input Resistance	2.4	2.6	2.9	kΩ	Differential	
Internally Generated DC Bias Voltage <sup>2</sup>	0.93	1.17	1.38	V		
Differential Input Voltage Swing	632			mV p-p	Equivalent to 316 mV swing on each leg	
Crystal Resonator with SYSCLK PLL Enabled						
Motional Resistance		9	100	Ω	25 MHz, 3.2 mm × 2.5 mm AT cut	
CLOCK OUTPUT DRIVERS						
HSTL Output Driver						
Differential Output Voltage Swing	1080	1280	1480	mV	Output driver static, see Figure 27 for output swing vs. frequency	
Common-Mode Output Voltage <sup>2</sup>	0.7	0.88	1.06	V		
CMOS Output Driver					Output driver static, see Figure 28 and Figure 29 for output swing vs. frequency	
Output Voltage High (Vон)	2.7			V	I <sub>OH</sub> = 1 mA, Pin 37 = 3.3 V	
Output Voltage Low (V <sub>OL</sub> )			0.4	V	I <sub>OL</sub> = 1 mA, Pin 37 = 3.3 V	
Output Voltage High (Vон)	1.4			V	I <sub>OH</sub> = 1 mA, Pin 37 = 1.8 V	
Output Voltage Low (V <sub>OL</sub> )			0.4	V	I <sub>OL</sub> = 1 mA, Pin 37 = 1.8 V	
TOTAL POWER DISSIPATION						
DDS Only		637	765	mW	Power-on default, except SYSCLK PLL by- passed and CMOS driver off; SYSCLK = 1 GHz; HSTL driver off; spur reduction off; f <sub>OUT</sub> = 200 MHz	
DDS with Spur Reduction On		686	823	mW	Same as "DDS Only" case, except both spur reduction channels on	
DDS with HSTL Driver Enabled		657	788	mW	Same as "DDS Only" case, except HSTL driver enabled	
DDS with CMOS Driver Enabled		729	875	mW	Same as "DDS Only" case, except CMOS driver and S-divider enabled and at 3.3 V; CMOS $f_{OUT} = 50 \text{ MHz} (S-divider = 4)$	
DDS with HSTL and CMOS Drivers Enabled		747	897	mW	Same as "DDS Only" case, except both HSTL and CMOS drivers enabled; S-divider enabled and set to 4; CMOS $f_{OUT} = 50$ MHz	
DDS with SYSCLK PLL Enabled		648	777	mW	Same as "DDS Only" case, except 25 MHz on SYCLK input and PLL multiplier = 40	
Power-Down Mode		13	16	mW	Using either the power-down and enable register or the PWRDOWN pin	

 $^1$  Pin 14 is in the AVDD3 group, but it is recommended that Pin 14 be tied to Pin 1.  $^2$  AVSS = 0 V.

# AC SPECIFICATIONS

 $f_{s}$  = 1 GHz, DAC  $R_{set}$  = 10 k $\Omega$ , unless otherwise noted. Power supply pins within the range specified in the DC Specifications section.

Parameter	Min	Тур	Мах	Unit	Test Conditions/Comments
FDBK_IN INPUT		.76			Pin 40, Pin 41
Input Frequency Range	10		400	MHz	
Minimum Differential Input Level	225			mV p-p	-12 dBm into 50 $\Omega$ ; must be ac-coupled
	40			V/µs	
SYSTEM CLOCK INPUT					Pin 27, Pin 28
SYSCLK PLL Bypassed					, -
Input Frequency Range	250		1000	MHz	Maximum fout is 0.4 $\times$ fsysclk
Duty Cycle	45		55	%	
Minimum Differential Input Level	632			mV p-p	Equivalent to 316 mV swing on each leg
SYSCLK PLL Enabled					
VCO Frequency Range, Low Band	700		810	MHz	When in the range, use the low VCO band exclusively
VCO Frequency Range, Auto Band	810		900	MHz	When in the range, use the VCO auto band select
VCO Frequency Range, High Band	900		1000	MHz	When in the range, use the high VCO band exclusively
Maximum Input Rate of System Clock PFD			200	MHz	
Without SYSCLK PLL Doubler					
Input Frequency Range	11		200	MHz	
Multiplication Range	4		66		Integer multiples of 2, maximum PFD rate and system clock frequency must be met
Minimum Differential Input Level With SYSCLK PLL Doubler	632			mV p-p	Equivalent to 316 mV swing on each leg
Input Frequency Range	6		100	MHz	
Multiplication Range	8		132		Integer multiples of 8
Input Duty Cycle		50		%	Deviating from 50% duty cycle may adversely affect spurious performance
Minimum Differential Input Level	632			mV p-p	Equivalent to 316 mV swing on each leg
Crystal Resonator with SYSCLK PLL Enabled					
Crystal Resonator Frequency Range	10		50	MHz	AT cut, fundamental mode resonator
Maximum Crystal Motional Resistance			100	Ω	See the SYSCLK Inputs section for recommendations
CLOCK DRIVERS					
HSTL Output Driver					
Frequency Range	20		725	MHz	See Figure 27 for maximum toggle rate
Duty Cycle	48		52	%	
Rise Time/Fall Time (20% to 80%)		115	165	ps	100 $\Omega$ termination across OUT/OUTB, 2 pF load
Jitter (12 kHz to 20 MHz)		1.5		ps	$f_{OUT} = 155.52$ MHz, 50 MHz system clock input (see Figure 12 through Figure 14 for test conditions)
HSTL Output Driver with 2× Multiplier					
Frequency Range	400		725	MHz	
Duty Cycle	45		55	%	
Rise Time/Fall Time (20% to 80%)		115	165	ps	100 $\Omega$ termination across OUT/OUTB, 2 pF load
Subharmonic Spur Level		-35		dBc	Without correction
Jitter (12 kHz to 20 MHz)		1.6		ps	$f_{OUT} = 622.08$ MHz, 50 MHz system clock input (see Figure 15 for test conditions)
CMOS Output Driver (AVDD3/Pin 37) @ 3.3 V					
Frequency Range	0.008		150	MHz	See Figure 29 for maximum toggle rate; the S-divider should be used for low frequencies because the FDBK_IN minimum frequency is 10 MHz
Duty Cycle	45	55	65	%	With 20 pF load and up to 150 MHz
Rise Time/Fall Time (20% to 80%)		3	4.6	ns	With 20 pF load

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CMOS Output Driver (AVDD3/Pin 37) @ 1.8 V					
Frequency Range	0.008		40	MHz	See Figure 28 for maximum toggle rate
Duty Cycle	45	55	65	%	With 20 pF load and up to 40 MHz
Rise Time/Fall Time (20% to 80%)		5	6.8	ns	With 20 pF load
DAC OUTPUT CHARACTERISTICS					
DCO Frequency Range (1 <sup>st</sup> Nyquist Zone)	0		450	MHz	DAC lower limit is 0 Hz; however, the minimum slew rate for FDBK_IN dictates the lower limit if using CMOS or HSTL outputs
Output Resistance		50		Ω	Single-ended (each pin internally terminated to AVSS)
Output Capacitance		5		рF	
Full-Scale Output Current		20	31.7	mA	Range depends on DAC R <sub>SET</sub> resistor
Gain Error	-10		+10	% FS	
Output Offset			0.6	μΑ	
Voltage Compliance Range	AVSS – 0.50	+0.5	AVSS + 0.50	V	Outputs connected to a transformer whose center tap is grounded
Wideband SFDR					See the Typical Performance Characteristics section
20.1 MHz Output		-79		dBc	0 MHz to 500 MHz
98.6 MHz Output		-67		dBc	0 MHz to 500 MHz
201.1 MHz Output		-61		dBc	0 MHz to 500 MHz
398.7 MHz Output		-59		dBc	0 MHz to 500 MHz
Narrow-Band SFDR					See the Typical Performance Characteristics section
20.1 MHz Output		-95		dBc	±250 kHz
98.6 MHz Output		-96		dBc	±250 kHz
201.1 MHz Output		-91		dBc	±250 kHz
398.7 MHz Output		-86		dBc	±250 kHz
DIGITAL TIMING SPECIFICATIONS					
Time Required to Enter Power-Down		15		μs	
Time Required to Leave Power-Down		18		μs	
Reset Assert to High-Z Time for S1 to S4 Configuration Pins		60		ns	Time from rising edge of RESET to high-Z on the S1, S2, S3 S4 configuration pins
SERIAL PORT TIMING SPECIFICATIONS					
SCLK Clock Rate (1/t <sub>CLK</sub> )		25	50	MHz	Refer to Figure 56 for all write-related serial port parameters; maximum SCLK rate for readback is governed by $t_{\text{DV}}$
SCLK Pulse Width High, t <sub>HIGH</sub>	8			ns	
SCLK Pulse Width Low, tLOW	8			ns	
SDO/SDIO to SCLK Setup Time, $t_{\text{DS}}$	1.93			ns	
SDO/SDIO to SCLK Hold Time, t <sub>DH</sub>	1.9			ns	
SCLK Falling Edge to Valid Data on SDIO/SDO, t <sub>DV</sub>			11	ns	Refer to Figure 54
CSB to SCLK Setup Time, ts	1.34			ns	
CSB to SCLK Hold Time, t <sub>H</sub>	-0.4			ns	
CSB Minimum Pulse Width High, t <sub>PWH</sub>	3			ns	
IO_UPDATE Pin Setup Time (from SCLK Rising Edge of the Final Bit)	t <sub>clk</sub>			sec	$t_{CLK} = period of SCLK in Hz$
	<b>t</b> clk			sec	t <sub>CLK</sub> = period of SCLK in Hz
		2.0			
FDBK_IN to HSTL Output Driver FDBK_IN to HSTL Output Driver with 2×		2.8		ns	
Frequency Multiplier Enabled		7.3		ns	C di idan kuna and
FDBK_IN to CMOS Output Driver		8.0		ns	S-divider bypassed
FDBK_IN Through S-Divider to CMOS Output Driver		8.6		ns	
Frequency Tuning Word Update: IO_UPDATE Pin Rising Edge to DAC Output		60/f <sub>s</sub>		ns	f <sub>s</sub> = system clock frequency in GHz

# **ABSOLUTE MAXIMUM RATINGS**

#### Table 3.

1 4010 51	
Parameter	Rating
Analog Supply Voltage (AVDD)	2 V
Digital Supply Voltage (DVDD)	2 V
Digital I/O Supply Voltage (DVDD_I/O)	3.6 V
DAC Supply Voltage (AVDD3 Pins)	3.6 V
Maximum Digital Input Voltage	-0.5 V to DVDD_I/O + 0.5 V
Storage Temperature	–65°C to +150°C
Operating Temperature Range	–40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### Table 4. Thermal Resistance

Package Type	Αιθ	θյβ	οıc	Unit
64-Lead LFCSP	25.2	13.9	1.7	°C/W typical

Note that the exposed pad on the bottom of package must be soldered to ground to achieve the specified thermal performance. See the Typical Performance Characteristics section for more information.

### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




Figure 2. Pin Configuration


Pin No.	Input/ Output	Pin Type	Mnemonic	Description
1	I	Power	DVDD_I/O	I/O Digital Supply.
2, 4, 6, 8	1	Power	DVSS	Digital Ground. Connect to ground.
3, 5, 7	I	Power	DVDD	Digital Supply.
9, 10, 54, 55	I/O	3.3 V CMOS	S1, S2, S3, S4	Start-Up Configuration Pins. These pins are configured under program control and do not have internal pull-up/pull-down resistors.
11, 19, 23 to 26, 29, 30, 36, 42, 44, 45, 53	I	Power	AVDD	Analog Supply. Connect to a nominal 1.8 V supply.
12, 13, 15, 16, 17, 18, 20, 21, 22			NC	No Connect. These unused pins can be left unconnected.
14, 46, 47, 49	I	Power	AVDD3	Analog Supply. Connect to a nominal 3.3 V supply.
27	1	Differential input	SYSCLK	System Clock Input. The system clock input has internal dc biasing and should always be ac-coupled, except when using a crystal. Single-ended 1.8 V CMOS can also be used, but it may introduce a spur caused by an input duty cycle that is not 50%. When using a crystal, tie the CLKMODESEL pin to AVSS, and connect crystal directly to this pin and Pin 28.
28	I	Differential input	SYSCLKB	Complementary System Clock. Complementary signal to the input provided on Pin 27. Use a 0.01 $\mu$ F capacitor to ground on this pin if the signal provided on Pin 27 is single-ended.
31	0		LOOP_FILTER	System Clock Multiplier Loop Filter. When using the frequency multiplier to drive the system clock, an external loop filter must be constructed and attached to this pin. This pin should be pulled down to ground with 1 k $\Omega$ resistor when the system clock PLL is bypassed. See Figure 46 for a diagram of the system clock PLL loop filter.

## **Table 5. Pin Function Descriptions**


Pin No.	Input/ Output	Pin Type	Mnemonic	Description			
32	1	1.8 V CMOS	CLKMODESEL	Clock Mode Select. Set to GND when connecting a crystal to the system clock input (Pin 27 and Pin 28). Pull up to 1.8 V when using either an oscillator or an external clock source. This pin can be left unconnected when the system clock PLL is bypassed. (See the SYSCLK Inputs section for details on the use of this pin.)			
33, 39, 43, 52	0	GND	AVSS	Analog Ground. Connect to ground.			
34	0	1.8 V HSTL	OUTB	Complementary HSTL Output. See the Specifications and Primary 1.8 V Differential HSTL Driver sections for details.			
35	0	1.8 V HSTL	OUT	HSTL Output. See the Specifications and Primary 1.8 V Differential HSTL Driver sections for details.			
37	1	Power	AVDD3	Analog Supply for CMOS Output Driver. This pin is normally 3.3 V but can be 1.8 V. This pin should be powered even if the CMOS driver is not used. See the Power Supply Partitioning section for power supply partitioning.			
38	0	3.3 V CMOS	OUT_CMOS	CMOS Output. See the Specifications section and the Output Clock Driver and 2× Frequency Multiplier section. This pin is 1.8 V CMOS if Pin 37 is set to 1.8 V.			
40	I	Differential input	FDBK_INB	Complementary Feedback Input. When using the HSTL and CMOS output this pin is connected to the filtered DAC_OUTB output. This internally biased input is typically ac-coupled, and when configured as such, can accept any differential signal whose single-ended swing is at least 400 m			
41	I	Differential input	FDBK_IN	Feedback Input. In standard operating mode, this pin is connected to the filtered DAC_OUT output.			
48	0	Current set resistor	DAC_RSET	DAC Output Current Setting Resistor. Connect a resistor (usually 10 k $\Omega$ ) from this pin to GND. See the Digital-To-Analog (DAC) Output section.			
50	0	Differential output	DAC_OUT	DAC Output. This signal should be filtered and sent back on-chip through the FDBK_IN input. This pin has an internal 50 $\Omega$ pull-down resistor.			
51	0	Differential output	DAC_OUTB	Complementary DAC Output. This signal should be filtered and sent back on-chip through the FDBK_INB input. This pin has an internal 50 $\Omega$ pull-down resistor.			
56, 57		Power	DVSS	Digital Ground. Connect to ground.			
58	1	3.3 V CMOS	PWRDOWN	Power-Down. When this active high pin is asserted, the device becomes inactive and enters the full power-down state. This pin has an internal 50 k $\Omega$ pull-down resistor.			
59	I	3.3 V CMOS	RESET	Chip Reset. When this active high pin is asserted, the chip goes into reset. Note that on power-up, a 10 $\mu$ s reset pulse is internally generated when the power supplies reach a threshold and stabilize. This pin should be grounded with a 10 k $\Omega$ resistor if not used.			
60	I	3.3 V CMOS	IO_UPDATE	I/O Update. A logic transition from 0 to 1 on this pin transfers data from the I/O port registers to the control registers (see the Write section). This pin has an internal 50 k $\Omega$ pull-down resistor.			
61	I	3.3 V CMOS	CSB	Chip Select. Active low. When programming a device, this pin must be held low. In systems where more than one AD9912 is present, this pin enables individual programming of each AD9912. This pin has an internal 100 k $\Omega$ pull-up resistor.			
62	0	3.3 V CMOS	SDO	Serial Data Output. When the device is in 3-wire mode, data is read on this pin. There is no internal pull-up/pull-down resistor on this pin.			
63	I/O	3.3 V CMOS	SDIO	Serial Data Input/Output. When the device is in 3-wire mode, data is written via this pin. In 2-wire mode, data reads and writes both occur on this pin. There is no internal pull-up/pull-down resistor on this pin.			
64	1	3.3 V CMOS	SCLK	Serial Programming Clock. Data clock for serial programming. This pin has an internal 50 $k\Omega$ pull-down resistor.			
Exposed Die Pad	0	GND	EPAD	Analog Ground. The exposed die pad on the bottom of the package provides the analog ground for the part; this exposed pad must be connected to ground for proper operation.			


# **TYPICAL PERFORMANCE CHARACTERISTICS**


AVDD, AVDD3, and DVDD at nominal supply voltage; DAC  $R_{SET} = 10 \text{ k}\Omega$ , unless otherwise noted. See Figure 26 for 1 GHz reference phase noise used for generating these plots.



OUTPUT FREQUENCY (MHz) Figure 4. Variation of Wideband SFDR vs. Frequency over DAC Power Supply Voltage, SYSCLK = 1 GHz (SYSCLK PLL Bypassed)







SYSCLK = 1 GHz Wenzel Oscillator (SYSCLK PLL Bypassed)




Figure 12. Absolute Phase Noise Using HSTL Driver, SYSCLK = 1 GHz Wenzel Oscillator (SYSCLK PLL Bypassed)









Figure 13. Absolute Phase Noise Using HSTL Driver, SYSCLK = 1 GHz (SYSCLK PLL Driven by Rohde & Schwarz SMA100 Signal Generator at 83.33 MHz)




























Figure 18. Power Dissipation vs. System Clock Frequency (SYSCLK PLL Bypassed), fout = fsysclw/5, HSTL Driver On, CMOS Driver On, SpurKiller Off




















Figure 23. Absolute Phase Noise of Unfiltered DAC Output,  $f_{OUT} = 171$  MHz, SYSCLK Driven by a 1 GHz Wenzel Oscillator (SYSCLK PLL Bypassed)








Figure 24. Absolute Phase Noise of Unfiltered DAC Output, fout = 258.3 MHz, SYSCLK Driven by a 1 GHz Wenzel Oscillator (SYSCLK PLL Bypassed)












Figure 27. HSTL Output Driver Single-Ended Peak-to-Peak Amplitude vs. Toggle Rate (100  $\Omega$  Across Differential Pair)




Figure 28. CMOS Output Driver Peak-to-Peak Amplitude vs. Toggle Rate (AVDD3 = 1.8 V) with 20 pF Load




Figure 29. CMOS Output Driver Peak-to-Peak Amplitude vs. Toggle Rate (AVDD3 = 3.3 V) with 20 pF Load




Figure 30. Typical HSTL Output Waveform, Nominal Conditions, DC-Coupled, Differential Probe Across 100 Ω load




Figure 31. Typical CMOS Output Driver Waveform (@ 1.8 V), Nominal Conditions, Estimated Capacitance = 5 pF





Figure 32. CMOS Output Driver Waveform (@ 3.3 V), Nominal Conditions, Estimated Capacitance = 5 pF

# **INPUT/OUTPUT TERMINATION RECOMMENDATIONS**







Figure 34. DC-Coupled HSTL Output Driver






Figure 36. SYSCLK Differential Input, Non-Xtal




Figure 37. SYSCLK Single-Ended Input, Non-Xtal





Figure 38. FDBK\_IN Input

# **THEORY OF OPERATION**



#### Figure 39. Detailed Block Diagram

### **OVERVIEW**

The AD9912 is a high performance, low noise, 14-bit DDS clock synthesizer with integrated comparators for applications desiring an agile, finely tuned square or sinusoidal output signal. A digitally controlled oscillator (DCO) is implemented using a direct digital synthesizer (DDS) with an integrated output DAC, clocked by the system clock.

A bypassable PLL-based frequency multiplier is present, enabling use of an inexpensive, low frequency source for the system clock. For best jitter performance, the system clock PLL should be bypassed, and a low noise, high frequency system clock should be provided directly. Sampling theory sets an upper bound for the DDS output frequency at 50% of  $f_s$  (where  $f_s$  is the DAC sample rate), but a practical limitation of 40% of  $f_s$  is generally recommended to allow for the selectivity of the required off-chip reconstruction filter.

The output signal from the reconstruction filter can be fed back to the AD9912 to be processed through the output circuitry.

The output circuitry includes HSTL and CMOS output buffers, as well as a frequency doubler for applications that need frequencies above the Nyquist level of the DDS.

The AD9912 also offers preprogrammed frequency profiles that allow the user to generate frequencies without programming the part. The individual functional blocks are described in the following sections.

### **DIRECT DIGITAL SYNTHESIZER (DDS)**

The frequency of the sinusoid generated by the DDS is determined by a frequency tuning word (FTW), which is a digital (that is, numeric) value. Unlike an analog sinusoidal generator, a DDS uses digital building blocks and operates as a sampled system. Thus, it requires a sampling clock ( $f_s$ ) that serves as the fundamental timing source of the DDS. The accumulator behaves as a modulo-2<sup>48</sup> counter with a programmable step size that is determined by the frequency tuning word (FTW). A block diagram of the DDS is shown in Figure 40.




Figure 40. DDS Block Diagram

The input to the DDS is a 48-bit FTW that provides the accumulator with a seed value. On each cycle of  $f_s$ , the accumulator adds the value of the FTW to the running total of its output. For example, given an FTW = 5, the accumulator increments the count by 5 sec on each  $f_s$  cycle. Over time, the accumulator reaches the upper end of its capacity (2<sup>48</sup> in this case) and then rolls over, retaining the excess. The average rate at which the accumulator rolls over establishes the frequency of the output sinusoid. The following equation defines the average rollover rate of the accumulator and establishes the output frequency ( $f_{DDS}$ ) of the DDS:

$$f_{DDS} = \left(\frac{FTW}{2^{48}}\right) f_S$$

Solving this equation for FTW yields

$$FTW = \operatorname{round}\left[2^{48}\left(\frac{f_{DDS}}{f_{S}}\right)\right]$$

For example, given that  $f_s = 1$  GHz and  $f_{DDS} = 19.44$  MHz, then FTW = 5,471,873,547,255 (0x04FA05143BF7).

The relative phase of the sinusoid can be controlled numerically, as well. This is accomplished using the phase offset function of the DDS (a programmable 14-bit value ( $\Delta$ phase); see the I/O Register Map section). The resulting phase offset,  $\Delta \Phi$  (radians), is given by

$$\Delta \Phi = 2\pi \left(\frac{\Delta phase}{2^{14}}\right)$$

### **DIGITAL-TO-ANALOG (DAC) OUTPUT**

The output of the digital core of the DDS is a time series of numbers representing a sinusoidal waveform. This series is translated to an analog signal by means of a digital-to-analog converter (DAC).

The DAC outputs its signal to two pins driven by a balanced current source architecture (see the DAC output diagram in Figure 41). The peak output current derives from a combination of two factors. The first is a reference current (I<sub>DAC\_REF</sub>) that is established at the DAC\_RSET pin, and the second is a scale factor that is programmed into the I/O register map.

The value of  $I_{DAC\_REF}$  is set by connecting a resistor ( $R_{DAC\_REF}$ ) between the DAC\_RSET pin and ground. The DAC\_RSET pin

is internally connected to a virtual voltage reference of 1.2 V nominal, so the reference current can be calculated by


$$I_{DAC\_REF} = \frac{1.2}{R_{DAC\_REF}}$$

Note that the recommended value of  $I_{DAC\_REF}$  is 120  $\mu A,$  which leads to a recommended value for  $R_{DAC\_REF}$  of 10 k $\Omega.$ 

The scale factor consists of a 10-bit binary number (FSC) programmed into the DAC full-scale current register in the I/O register map. The full-scale DAC output current ( $I_{DAC\_FS}$ ) is given by


$$I_{DAC\_FS} = I_{DAC\_REF} \left( 72 + \frac{192FSC}{1024} \right)$$

Using the recommended value of  $R_{DAC\_REF}$ , the full-scale DAC output current can be set with 10-bit granularity over a range of approximately 8.6 mA to 31.7 mA. 20 mA is the default value.



### **RECONSTRUCTION FILTER**

The origin of the output clock signal produced by the AD9912 is the combined DDS and DAC. The DAC output signal appears as a sinusoid sampled at  $f_s$ . The frequency of the sinusoid is determined by the frequency tuning word (FTW) that appears at the input to the DDS. The DAC output is typically passed through an external reconstruction filter that serves to remove the artifacts of the sampling process and other spurs outside the filter bandwidth. If desired, the signal can then be brought back on-chip to be converted to a square wave that is routed internally to the output clock driver or the 2× DLL multiplier.



*Figure 42. DAC Spectrum vs. Reconstruction Filter Response* 

Because the DAC constitutes a sampled system, its output must be filtered so that the analog waveform accurately represents the digital samples supplied to the DAC input. The unfiltered DAC output contains the (typically) desired baseband signal, which extends from dc to the Nyquist frequency ( $f_s/2$ ). It also contains images of the baseband signal that theoretically extend to infinity. Notice that the odd images (shown in Figure 42) are mirror images of the baseband signal. Furthermore, the entire DAC output spectrum is affected by a sin(x)/x response, which is caused by the sample-and-hold nature of the DAC output signal.

For applications using the fundamental frequency of the DAC output, the response of the reconstruction filter should preserve the baseband signal (Image 0), while completely rejecting all other images. However, a practical filter implementation typically exhibits a relatively flat pass band that covers the desired output frequency plus 20%, rolls off as steeply as possible, and then maintains significant (though not complete) rejection of the remaining images. Depending on how close unwanted spurs are to the desired signal, a third-, fifth-, or seventh-order elliptic low-pass filter is common.

Some applications operate off an image above the Nyquist frequency, and those applications use a band-pass filter instead of a low-pass filter.

The design of the reconstruction filter has a significant impact on the overall signal performance. Therefore, good filter design and implementation techniques are important for obtaining the best possible jitter results.

## **FDBK\_IN INPUTS**

The FDBK\_IN pins serve as the input to the comparators and output drivers of the AD9912. Typically, these pins are used to receive the signal generated by the DDS after it has been bandlimited by the external reconstruction filter.

A diagram of the FDBK\_IN input pins is provided in Figure 43, which includes some of the internal components used to bias the input circuitry. Note that the FDBK\_IN input pins are internally biased to a dc level of ~1 V. Care should be taken to ensure that any external connections do not disturb the dc bias because this may significantly degrade performance.




Figure 43. Differential FDBK\_IN Inputs

### SYSCLK INPUTS

### **Functional Description**

An external time base connects to the AD9912 at the SYSCLK pins to generate the internal high frequency system clock (fs).

The SYSCLK inputs can be operated in one of the following three modes:

- SYSCLK PLL bypassed
- SYSCLK PLL enabled with input signal generated externally
- Crystal resonator with SYSCLK PLL enabled

A functional diagram of the system clock generator is shown in Figure 44.

The SYSCLK PLL multiplier path is enabled by a Logic 0 (default) in the PD SYSCLK PLL bit (Register 0x0010, Bit 4) of the I/O register map. The SYSCLK PLL multiplier can be driven from the SYSCLK input pins by one of two means, depending on the logic level applied to the 1.8 V CMOS CLKMODESEL pin. When CLKMODESEL = 0, a crystal can be connected directly across the SYSCLK pins. When CLKMODESEL = 1, the maintaining amp is disabled, and an external frequency source (such as an oscillator or signal generator) can be connected directly to the SYSCLK input pins. Note that CLKMODESEL = 1 does not disable the system clock PLL.

The maintaining amp on the AD9912 SYSCLK pins is intended for 25 MHz, 3.2 mm  $\times$  2.5 mm AT cut fundamental mode crystals with a maximum motional resistance of 100  $\Omega$ . The following crystals, listed in alphabetical order, meet these criteria (as of the revision date of this data sheet):

- AVX/Kyocera CX3225SB
- ECS ECX-32
- Epson/Toyocom TSX-3225
- Fox FX3225BS
- NDK NX3225SA

Note that although these crystals meet the preceding criteria according to their data sheets, Analog Devices, Inc., does not guarantee their operation with the AD9912, nor does Analog Devices endorse one supplier of crystals over another.

When the SYSCLK PLL multiplier path is disabled, the AD9912 must be driven by a high frequency signal source (250 MHz to 1 GHz). The signal thus applied to the SYSCLK input pins becomes the internal DAC sampling clock ( $f_s$ ) after passing through an internal buffer.

It is important to note that when by passing the system clock PLL, the LOOP\_FILTER pin (Pin 31) should be pulled down to the analog ground with a 1 k $\Omega$  resistor.

### SYSCLK PLL Doubler

The SYSCLK PLL multiplier path offers an optional SYSCLK PLL doubler. This block comes before the SYSCLK PLL multiplier and acts as a frequency doubler by generating a pulse on each edge of the SYSCLK input signal. The SYSCLK PLL multiplier locks to the falling edges of this regenerated signal.

The impetus for doubling the frequency at the input of the SYSCLK PLL multiplier is that an improvement in overall phase noise performance can be realized. The main drawback is that the doubler output is not a rectangular pulse with a constant duty cycle even for a perfectly symmetric SYSCLK input signal. This results in a subharmonic appearing at the same frequency as the SYSCLK input signal, and the magnitude of the subharmonic can be quite large. When employing the doubler, care must be taken to ensure that the loop bandwidth of the SYSCLK PLL multiplier adequately suppresses the subharmonic.

The benefit offered by the doubler depends on the magnitude of the subharmonic, the loop bandwidth of the SYSCLK PLL multiplier, and the overall phase noise requirements of the specific application. In many applications, the AD9912 clock output is applied to the input of another PLL, and the subharmonic is often suppressed by the relatively narrow bandwidth of the downstream PLL.

Note that generally, the benefits of the SYSCLK PLL doubler are realized for SYSCLK input frequencies of 25 MHz and above.




Figure 44. System Clock Generator Block Diagram

### SYSCLK PLL Multiplier

When the SYSCLK PLL multiplier path is employed, the frequency applied to the SYSCLK input pins must be limited so as not to exceed the maximum input frequency of the SYSCLK PLL phase detector. A block diagram of the SYSCLK generator appears in Figure 45.




Figure 45. Block Diagram of the SYSCLK PLL

The SYSCLK PLL multiplier has a 1 GHz VCO at its core. A phase/frequency detector (PFD) and charge pump provide the steering signal to the VCO in typical PLL fashion. The PFD operates on the falling edge transitions of the input signal, which means that the loop locks on the negative edges of the reference signal. The charge pump gain is controlled via the I/O register map by selecting one of three possible constant current sources ranging from 125 µA to 375 µA in 125 µA steps. The center frequency of the VCO is also adjustable via the I/O register map and provides high/low gain selection. The feedback path from VCO to PFD consists of a fixed divide-by-2 prescaler followed by a programmable divide-by-N block, where  $2 \le N \le 33$ . This limits the overall divider range to any even integer from 4 to 66, inclusive. The value of N is programmed via the I/O register map via a 5-bit word that spans a range of 0 to 31, but the internal logic automatically adds a bias of 2 to the value entered, extending the range to 33. Care should be taken when choosing these values so as not to exceed the maximum input frequency of the SYSCLK PLL phase detector or SYSCLK PLL doubler. These values can be found in the AC Specifications section.

### External Loop Filter (SYSCLK PLL)

The loop bandwidth of the SYSCLK PLL multiplier can be adjusted by means of three external components as shown in Figure 46. The nominal gain of the VCO is 800 MHz/V. The recommended component values (shown in Table 6) establish a loop bandwidth of approximately 1.6 MHz with the charge pump current set to 250  $\mu$ A. The default case is N = 40, and it assumes a 25 MHz SYSCLK input frequency and generates an internal DAC sampling frequency (fs) of 1 GHz.




Figure 46. External Loop Filter for SYSCLK PLL

Table 6. Recommended Loop Filter Values for a Nominal1.5 MHz SYSCLK PLL Loop Bandwidth

Multiplier	R1	Series C1	Shunt C2
<8	390 Ω	1 nF	82 pF
10	470 Ω	820 pF	56 pF
20	1 kΩ	390 pF	27 pF
40 (default)	2.2 kΩ	180 pF	10 pF
60	2.7 kΩ	120 pF	5 pF

#### **Detail of SYSCLK Differential Inputs**

A diagram of the SYSCLK input pins is provided in Figure 47. Included are details of the internal components used to bias the input circuitry. These components have a direct effect on the static levels at the SYSCLK input pins. This information is intended to aid in determining how best to interface to the device for a given application.




Figure 47. Differential SYSCLK Inputs

Note that the SYSCLK PLL bypassed and SYSCLK PLL enabled input paths are internally biased to a dc level of ~1 V. Care should be taken to ensure that any external connections do not disturb the dc bias because this may significantly degrade performance. Generally, it is recommended that the SYSCLK inputs be ac-coupled, except when using a crystal resonator.

# OUTPUT CLOCK DRIVERS AND 2× FREQUENCY MULTIPLIER

There are two output drivers provided by the AD9912. The primary output driver supports differential 1.8 V HSTL output levels, while the secondary supports either 1.8 V or 3.3 V CMOS levels, depending on whether Pin 37 is driven at 1.8 V or 3.3 V.

The primary differential driver nominally provides an output voltage with 100  $\Omega$  load applied differentially. The source impedance of the driver is approximately 100  $\Omega$  for most of the output clock period; during transition between levels, the source impedance reaches a maximum of about 500  $\Omega$ . The driver is designed to support output frequencies of up to and beyond the OC-12 network rate of 622.08 MHz.

The output clock can also be powered down by a control bit in the I/O register map.

### Primary 1.8 V Differential HSTL Driver

The DDS produces a sinusoidal clock signal that is sampled at the system clock rate. This DDS output signal is routed off chip where it is passed through an analog filter and brought back on chip for buffering and, if necessary, frequency doubling. Where possible, for the best jitter performance, it is recommended that the frequency doubler be bypassed.

The 1.8 V HSTL output should be ac-coupled, with 100  $\Omega$  termination at the destination. The driver design has low jitter injection for frequencies in the range of 50 MHz to 750 MHz. Refer to the AC Specifications section for the exact frequency limits.

### 2× Frequency Multiplier

The AD9912 can be configured (via the I/O register map) with an internal 2× delay-locked loop (DLL) multiplier at the input of the primary clock driver. The extra octave of frequency gain allows the AD9912 to provide output clock frequencies that exceed the range available from the DDS alone. These settings are found in Register 0x0010 and Register 0x0200.

The input to the DLL consists of the filtered DDS output signal after it has been squared up by an integrated clock receiver circuit. The DLL can accept input frequencies in the range of 200 MHz to 400 MHz.

### Single-Ended CMOS Output

In addition to the high-speed differential output clock driver, the AD9912 provides an independent, single-ended output, CMOS clock driver that is very good for frequencies up to 150 MHz. The signal path for the CMOS clock driver can either include or bypass the CMOS output divider. If the CMOS output divider is bypassed, the HSTL and CMOS drivers are the same frequency as the signal presented at the FDBK\_IN pins. When using the CMOS output in this configuration, the DDS output frequency should be in the range of 30 MHz to 150 MHz. At low output frequencies (<30 MHz), the low slew rate of the DAC results in a higher noise floor. This can be remedied by running the DDS at 100 MHz or greater and using the CMOS divider. At an output frequency of 50 MHz, the best technique depends on the user's application. Running the DDS at 200 MHz, and using a CMOS divider of 4, results in a lower noise floor, but at the expense of close-in phase noise.

At frequencies greater than 150 MHz, the HSTL output should be used.

### CMOS Output Divider (S-Divider)

The CMOS output divider is 16 bits cascaded with an additional divide-by-two. The divider is therefore capable of integer division from 1 to 65,535 (index of 1) or from 2 to 131,070 (index of 2). The divider is programmed via the I/O register map to trigger on either the rising (default) or falling edge of the feedback signal.

The CMOS output divider is an integer divider capable of handling frequencies well above the Nyquist limit of the DDS. The S-divider/2 bit (Register 0x0106, Bit 0) must be set when FDBK\_IN is greater than 400 MHz.

Note that the actual output divider values equal the value stored in the output divider register minus one. Therefore, to have an output divider of one, the user writes zeros to the output divider register.

## HARMONIC SPUR REDUCTION

The most significant spurious signals produced by the DDS are harmonically related to the desired output frequency of the DDS. The source of these harmonic spurs can usually be traced to the DAC, and the spur level is in the -60 dBc range. This ratio represents a level that is about 10 bits below the full-scale output of the DAC (10 bits down is  $2^{-10}$ , or 1/1024).

Such a spur can be reduced by combining the original signal with a replica of the spur, but offset in phase by  $180^{\circ}$ . This idea is the foundation of the technique used to reduce harmonic spurs in the AD9912. Because the DAC has 14-bit resolution, a -60 dBc spur can be synthesized using only the lower 4 bits of the DAC full-scale range. That is, the 4 LSBs can create an output level that is approximately 60 dB below the full-scale level of the DAC (commensurate with a -60 dBc spur). This fact gives rise to a means of digitally reducing harmonic spurs or their aliased images in the DAC output spectrum by digitally adding a sinusoid at the input of the DAC with a similar magnitude as the offending spur, but shifted in phase to produce destructive interference.

6763-040

Although the worst spurs tend to be harmonic in origin, the fact that the DAC is part of a sampled system results in the possibility of spurs appearing in the output spectrum that are not harmonically related to the fundamental. For example, if the DAC is sampled at 1 GHz and generates an output sinusoid of 170 MHz, the fifth harmonic would normally be at 850 MHz. However, because of the sampling process, this spur appears at 150 MHz, only 20 MHz away from the fundamental. Therefore, when attempting to reduce DAC spurs it is important to know the actual location of the harmonic spur in the DAC output spectrum based on the DAC sample rate so that its harmonic number can be reduced.

The mechanics of performing harmonic spur reduction is shown in Figure 48. It essentially consists of two additional DDS cores operating in parallel with the original DDS. This enables the user to reduce two different harmonic spurs from the second to the  $15^{\text{th}}$  with nine bits of phase offset control ( $\pm \pi$ ) and eight bits of amplitude control.

The dynamic range of the cancellation signal is further augmented by a gain bit associated with each channel. When this bit is set, the magnitude of the cancellation signal is doubled by employing a 1-bit left-shift of the data. However, the shift operation reduces the granularity of the cancellation signal magnitude. The full-scale amplitude of a cancellation spur is approximately -60 dBc when the gain bit is a Logic 0 and approximately -54 dBc when the gain bit is a Logic 1.

The procedure for tuning the spur reduction is as follows:

- 1. Determine which offending harmonic spur to reduce and its amplitude. Enter that harmonic number into Bit 0 to Bit 3 of Register 0x0500/Register 0x0505.
- 2. Turn off the fundamental by setting Bit 7 of Register 0x0013 and enable the SpurKiller channel by setting Bit 7 of Register 0x0500/Register 0x0505.
- 3. Adjust the amplitude of the SpurKiller channel so that it matches the amplitude of the offending spur.
- 4. Turn the fundamental on by clearing Bit 7 of Register 0x0013.
- 5. Adjust the phase of the SpurKiller channel so that maximum interference is achieved.

Note that the SpurKiller setting is sensitive to the loading of the DAC output pins, and that a DDS reset is required if a SpurKiller channel is turned off. The DDS can be reset by setting Bit 0 of Register 0x0012, and resetting the part is not necessary.

The performance improvement offered by this technique varies widely and depends on the conditions used. Given this extreme variability, it is impossible to define a meaningful specification to guarantee SpurKiller performance. Current data indicate that a 6 dB to 8 dB improvement is possible for a given output frequency using a common setting over process, temperature, and voltage. There are frequencies, however, where a common setting can result in much greater improvement. Manually adjusting the SpurKiller settings on individual parts can result in more than 30 dB of spurious performance improvement.




Figure 48. Spur Reduction Circuit Diagram

# THERMAL PERFORMANCE

#### Table 7. Thermal Parameters

Symbol	Thermal Characteristic Using a JEDEC51-7 Plus JEDEC51-5 2S2P Test Board	Value	Unit
θιΑ	Junction-to-ambient thermal resistance, 0.0 m/sec air flow per JEDEC JESD51-2 (still air)	25.2	°C/W
θ <sub>JMA</sub>	Junction-to-ambient thermal resistance, 1.0 m/sec air flow per JEDEC JESD51-6 (moving air)	22.0	°C/W
θ <sub>JMA</sub>	Junction-to-ambient thermal resistance, 2.0 m/sec air flow per JEDEC JESD51-6 (moving air)	19.8	°C/W
θ <sub>JB</sub>	Junction-to-board thermal resistance, 1.0 m/sec air flow per JEDEC JESD51-8 (moving air)	13.9	°C/W
θ」	Junction-to-case thermal resistance (die-to-heat sink) per MIL-Std 883, Method 1012.1	1.7	°C/W
$\Psi_{JT}$	Junction-to-top-of-package characterization parameter, 0 m/sec air flow per JEDEC JESD51-2 (still air)	0.1	°C/W

The AD9912 is specified for a case temperature ( $T_{CASE}$ ). To ensure that  $T_{CASE}$  is not exceeded, an airflow source can be used.

Use the following equation to determine the junction temperature on the application PCB:

$$T_J = T_{CASE} + (\Psi_{JT} \times PD)$$

where:

 $T_J$  is the junction temperature (°C).

 $T_{CASE}$  is the case temperature (°C) measured by customer at top center of package.

 $\Psi_{JT}$  is the value from Table 7.

*PD* is the power dissipation (see the Total Power Dissipation section in the Specifications section).

Values of  $\theta_{JA}$  are provided for package comparison and PCB design considerations.  $\theta_{JA}$  can be used for a first-order approximation of  $T_J$  by the equation

$$T_J = T_A + (\theta_{JA} \times PD)$$

where  $T_A$  is the ambient temperature (°C).

Values of  $\theta_{JC}$  are provided for package comparison and PCB design considerations when an external heat sink is required.

Values of  $\theta_{IB}$  are provided for package comparison and PCB design considerations.

The values in Table 7 apply to both 64-lead package options.

# POWER-UP power-on reset

On initial power-up, the AD9912 internally generates a 75 ns RESET pulse. The pulse is initiated when both of the following two conditions are met:

- The 3.3 V supply is greater than 2.35 V  $\pm$  0.1 V.
- The 1.8 V supply is greater than  $1.4 \text{ V} \pm 0.05 \text{ V}$ .

Less than 1 ns after RESET goes high, the S1 to S4 configuration pins go high impedance and remain high impedance until RESET is deactivated. This allows strapping and configuration during RESET.

Because of this reset sequence, external power supply sequencing is not critical.

## **DEFAULT OUTPUT FREQUENCY ON POWER-UP**

The four status pins (S1 to S4) are used to define the output frequency of the DDS at power-up even though the I/O registers have not yet been programmed. At power-up, internal logic initiates a reset pulse of about 10 ns. During this time, S1 to S4 briefly function as input pins and can be driven externally. Any logic levels thus applied are transferred to a 4-bit register on the falling edge of the internally initiated pulse. The same behavior occurs when the RESET pin is asserted manually.

Setting up S1 to S4 for default DDS startup is accomplished by connecting a resistor to each pin (either pull-up or pull-down) to produce the desired bit pattern, yielding 16 possible states that are used both to address an internal  $8 \times 16$  ROM and to select the SYSCLK mode (see Table 8). The ROM contains eight 16-bit DDS frequency tuning words (FTWs), one of which is selected by the state of the S1 to S3 pins. The selected FTW is transferred to the FTW0 register in the I/O register map without the need for an I/O update. This ensures that the DDS generates the selected frequency even if the I/O registers have not been programmed. The state of the S4 pin selects whether the internal system clock is generated by means of the internal SYSCLK PLL multiplier or not (see the SYSCLK Inputs section for details).

The DDS output frequency listed in Table 8 assumes that the internal DAC sampling frequency ( $f_s$ ) is 1 GHz. These frequencies scale 1:1 with  $f_s$ , meaning that other start-up frequencies are available by varying the SYSCLK frequency.

At startup, the internal frequency multiplier defaults to  $40 \times$  when the Xtal/PLL mode is selected via the status pins.

Table 8. Default Power-Up Frequency Options for 1 GHz
System Clock

	Statu	ıs Pin		SYSCLK	Output Frequency		
<b>S4</b>	<b>S</b> 3	S2	<b>S1</b>	Input Mode	(MHz)		
0	0	0	0	Xtal/PLL	0		
0	0	0	1	Xtal/PLL	38.87939		
0	0	1	0	Xtal/PLL	51.83411		
0	0	1	1	Xtal/PLL	61.43188		
0	1	0	0	Xtal/PLL	77.75879		
0	1	0	1	Xtal/PLL	92.14783		
0	1	1	0	Xtal/PLL	122.87903		
0	1	1	1	Xtal/PLL	155.51758		
1	0	0	0	Direct	0		
1	0	0	1	Direct	38.87939		
1	0	1	0	Direct	51.83411		
1	0	1	1	Direct	61.43188		
1	1	0	0	Direct	77.75879		
1	1	0	1	Direct	92.14783		
1	1	1	0	Direct	122.87903		
1	1	1	1	Direct	155.51758		

# **POWER SUPPLY PARTITIONING**

The AD9912 features multiple power supplies, and their power consumption varies with its configuration. This section covers which power supplies can be grouped together and how the power consumption of each block varies with frequency.

The numbers quoted here are for comparison only. Refer to the Specifications section for exact numbers. With each group, use bypass capacitors of 1  $\mu$ F in parallel with a 10  $\mu$ F.

The recommendations here are for typical applications, and for these applications, there are four groups of power supplies: 3.3 V digital, 3.3 V analog, 1.8 V digital, and 1.8 V analog.

Applications demanding the highest performance may require additional power supply isolation.

Important: All power supply pins must receive power regardless of whether that block is used.

## 3.3 V SUPPLIES

### DVDD\_I/O (Pin 1) and AVDD3 (Pin 14)

Although one of these pins is analog and the other is digital, these two 3.3 V supplies can be grouped together. The power consumption on Pin 1 varies dynamically with serial port activity.

### AVDD3 (Pin 37)

This is the CMOS driver supply. It can be either 1.8 V or 3.3 V, and its power consumption is a function of the output frequency and loading of OUT\_CMOS (Pin 38).

If the CMOS driver is used at 3.3 V, this supply should be isolated from other 3.3 V supplies with a ferrite bead to avoid a spur at the output frequency. If the HSTL driver is not used, AVDD3 (Pin 37) can be connected (using a ferrite bead) to AVDD3 (Pin 46, Pin 47, and Pin 49). If the HSTL driver is used, connect AVDD3 (Pin 37) to Pin 1 and Pin 14, using a ferrite bead.

If the CMOS driver is used at 1.8 V, AVDD3 (Pin 37) can be connected to AVDD (Pin 36).

If the CMOS driver is not used, AVDD3 (Pin 37) can be tied directly to the 1.8 V AVDD (Pin 36) and the CMOS driver powered down using Register 0x0010.

### AVDD3 (Pin 46, Pin 47, and Pin 49)

These are 3.3 V DAC power supplies that typically consume about 25 mA. At a minimum, a ferrite bead should be used to isolate these from other 3.3 V supplies, with a separate regulator being ideal.

## 1.8 V SUPPLIES DVDD (Pin 3, Pin 5, and Pin 7)

These pins should be grouped together and isolated from the 1.8 V AVDD supplies. For most applications, a ferrite bead provides sufficient isolation, but a separate regulator may be necessary for applications demanding the highest performance. The current consumption of this group increases from about 160 mA at a system clock of 700 MHz to about 205 mA at a system clock of 1 GHz. There is also a slight (~5%) increase as  $f_{OUT}$  increases from 50 MHz to 400 MHz.

### AVDD (Pin 11, Pin 19, Pin 23, Pin 24, Pin 36, Pin 42, Pin 44, and Pin 45)

These pins can be grouped together and should be isolated from other 1.8 V supplies. A separate regulator is recommended. At a minimum, a ferrite bead should be used for isolation.

### AVDD (Pin 53)

This 1.8 V supply consumes about 40 mA. The supply can be run off the same regulator as the 1.8 V AVDD group, with a ferrite bead to isolate Pin 53 from the rest of the 1.8 V AVDD group. However, for applications demanding the highest performance, a separate regulator is recommended.

### AVDD (Pin 25, Pin 26, Pin 29, and Pin 30)

These system clock PLL power pins should be grouped together and isolated from other 1.8 V AVDD supplies.

At a minimum, it is recommended that Pin 25 and Pin 30 be tied together and isolated from the aggregate AVDD 1.8 V supply with a ferrite bead. Likewise, Pin 26 and Pin 29 can also be tied together, with a ferrite bead isolating them from the same aggregate 1.8 V supply. The loop filter for the system clock PLL should directly connect to Pin 26 and Pin 29 (see Figure 46).

Applications demanding the highest performance may need to have these four pins powered by their on their own LDO.

If the system clock PLL is bypassed, the loop filter pin (Pin 31) should be pulled down to analog ground using a 1 k $\Omega$  resistor. Pin 25, Pin 26, Pin 29, and Pin 30 should be included in the large 1.8 V AVDD power supply group. In this mode, isolation of these pins is not critical, and these pins consume almost no power.

# **SERIAL CONTROL PORT**

The AD9912 serial control port is a flexible, synchronous, serial communications port that allows an easy interface with many industry-standard microcontrollers and microprocessors. Single or multiple byte transfers are supported, as well as MSB first or LSB first transfer formats. The AD9912 serial control port can be configured for a single bidirectional I/O pin (SDIO only) or for two unidirectional I/O pins (SDIO and SDO).

Note that all serial port operations (such as the frequency tuning word update) depend on the presence of the DAC system clock.


### SERIAL CONTROL PORT PIN DESCRIPTIONS

SCLK (serial clock) is the serial shift clock. This pin is an input. SCLK is used to synchronize serial control port reads and writes. Write data bits are registered on the rising edge of this clock, and read data bits are registered on the falling edge. This pin has an internal pull-down resistor.

SDIO (serial data input/output) is a dual-purpose pin and acts as input only or input/output. The AD9912 defaults to bidirectional pins for I/O. Alternatively, SDIO can be used as a unidirectional I/O pin by writing to the SDO active bit (Register 0x0000, Bit 0 = 1). In this case, SDIO is the input, and SDO is the output.

SDO (serial data out) is used only in the unidirectional I/O mode (Register 0x0000, Bit 0 = 1) as a separate output pin for reading back data. Bidirectional I/O mode (using SDIO as both input and output) is active by default (SDO active bit: Register 0x0000, Bit 0 = 0).

CSB (chip select bar) is an active low control that gates the read and write cycles. When CSB is high, SDO and SDIO are in a high impedance state. This pin is internally pulled up by a 100 k $\Omega$  resistor to 3.3 V. It should not be left floating. See the Operation of Serial Control Port section on the use of the CSB in a communication cycle.



### Figure 49. Serial Control Port

# OPERATION OF SERIAL CONTROL PORT

### Framing a Communication Cycle with CSB

A communication cycle (a write or a read operation) is gated by the CSB line. CSB must be brought low to initiate a communication cycle.

CSB stall high is supported in modes where three or fewer bytes of data (plus the instruction data) are transferred ([W1:W0] must be set to 00, 01, or 10; see Table 9). In these modes, CSB can temporarily return high on any byte boundary, allowing time for the system controller to process the next byte. CSB can go high on byte boundaries only and can go high during either part (instruction or data) of the transfer. During this period, the serial control port state machine enters a wait state until all data has been sent. If the system controller decides to abort the transfer before all of the data is sent, the state machine must be reset by either completing the remaining transfer or by returning the CSB low for at least one complete SCLK cycle (but fewer than eight SCLK cycles). Raising the CSB on a nonbyte boundary terminates the serial transfer and flushes the buffer.

In the streaming mode ([W1:W0] = 11), any number of data bytes can be transferred in a continuous stream. The register address is automatically incremented or decremented (see the MSB/LSB First Transfers section). CSB must be raised at the end of the last byte to be transferred, thereby ending the stream mode.

### **Communication Cycle—Instruction Plus Data**

There are two parts to a communication cycle with the AD9912. The first writes a 16-bit instruction word into the AD9912, coincident with the first 16 SCLK rising edges. The instruction word provides the AD9912 serial control port with information regarding the data transfer, which is the second part of the communication cycle. The instruction word defines whether the upcoming data transfer is a read or a write, the number of bytes in the data transfer, and the starting register address for the first byte of the data transfer.

### Write

If the instruction word is for a write operation (I15 = 0), the second part is the transfer of data into the serial control port buffer of the AD9912. The length of the transfer (1, 2, or 3 bytes, or streaming mode) is indicated by two bits ([W1:W0]) in the instruction byte. The length of the transfer indicated by [W1:W0] does not include the 2-byte instruction. CSB can be raised after each sequence of eight bits to stall the bus (except after the last byte, where it ends the cycle). When the bus is stalled, the serial transfer resumes when CSB is lowered. Stalling on nonbyte boundaries resets the serial control port.

There are three types of registers on the AD9912: buffered, live, and read only. Buffered (also referred to as mirrored) registers require an I/O update to transfer the new values from a temporary buffer on the chip to the actual register and are marked with an M in the Type column of the register map. Toggling the IO\_UPDATE pin or writing a 1 to the register update bit (Register 0x0005, Bit 0) causes the update to occur. Because any number of bytes of data can be changed before issuing an update command, the update simultaneously enables all register changes that have occurred since any previous update. Live registers do not require I/O update; they update immediately after being written. Read-only registers ignore write commands and are marked RO in the Type column of the register map. An AC in this column indicates that the register is autoclearing.

### Read

If the instruction word is for a read operation (I15 = 1), the next  $N \times 8$  SCLK cycles clock out the data from the address specified in the instruction word, where N is 1, 2, 3, or 4, as determined by [W1:W0]. In this case, 4 is used for streaming mode where four or more words are transferred per read. The data readback is valid on the falling edge of SCLK.

The default mode of the AD9912 serial control port is bidirectional mode, and the data readback appears on the SDIO pin. It is possible to set the AD9912 to unidirectional mode by writing to the SDO active bit (Register 0x0000, Bit 0 = 1), and in that mode, the requested data appears on the SDO pin.

By default, a read request reads the register value that is currently in use by the AD9912. However, setting Register 0x0004, Bit 0 = 1 causes the buffered registers to be read instead. The buffered registers are the ones that take effect during the next I/O update.




Figure 50. Relationship Between Serial Control Port Register Buffers and Control Registers of the AD9912

The AD9912 uses Register 0x0000 to Register 0x0509. Although the AD9912 serial control port allows both 8-bit and 16-bit instructions, the 8-bit instruction mode provides access to five address bits (A4 to A0) only, which restricts its use to Address Space 0x00 to Address Space 0x31. The AD9912 defaults to 16-bit instruction mode on power-up, and the 8-bit instruction mode is not supported.

## **THE INSTRUCTION WORD (16 BITS)**

The MSB of the instruction word is  $R/\overline{W}$ , which indicates whether the instruction is a read or a write. The next two bits, [W1:W0], are the transfer length in bytes. The final 13 bits are the address ([A12:A0]) at which to begin the read or write operation.

For a write, the instruction word is followed by the number of bytes of data indicated by Bits[W1:W0], which is interpreted according to Table 9.

Bits[A12:A0] select the address within the register map that is written to or read from during the data transfer portion of the communications cycle. The AD9912 uses all of the 13-bit address space. For multibyte transfers, this address is the starting byte address.

Table 9. Byte Transfer Count

W1	wo	Bytes to Transfer (Excluding the 2-Byte Instruction)
0	0	1
0	1	2
1	0	3
1	1	Streaming mode

## **MSB/LSB FIRST TRANSFERS**


The AD9912 instruction word and byte data can be MSB first or LSB first. The default for the AD9912 is MSB first. The LSB first mode can be enabled by writing a 1 to the LSB first bit in the serial configuration register and then issuing an I/O update. Immediately after the LSB first bit is set, all serial control port operations are changed to LSB first order.

When MSB first mode is active, the instruction and data bytes must be written from MSB to LSB. Multibyte data transfers in MSB first format start with an instruction byte that includes the register address of the most significant data byte. Subsequent data bytes must follow in order from high address to low address. In MSB first mode, the serial control port internal address generator decrements for each data byte of the multibyte transfer cycle.

When LSB first = 1 (LSB first), the instruction and data bytes must be written from LSB to MSB. Multibyte data transfers in LSB first format start with an instruction byte that includes the register address of the least significant data byte followed by multiple data bytes. The serial control port internal byte address generator increments for each byte of the multibyte transfer cycle.

The AD9912 serial control port register address decrements from the register address just written toward 0x0000 for multibyte I/O operations if the MSB first mode is active (default). If the LSB first mode is active, the serial control port register address increments from the address just written toward 0x1FFF for multibyte I/O operations.

Unused addresses are not skipped during multibyte I/O operations. The user should write the default value to a reserved register and should write only zeros to unmapped registers. Note that it is more efficient to issue a new write command than to write the default value to more than two consecutive reserved (or unmapped) registers.






Figure 50. Senar Control Fort Timing—Write

Table 11. Definitions of Terms Used in Serial Co	Control Port Timing Diagrams
--	------------------------------

Table 11. Demittions of Terms Osed in Serial Control Fort Timing Diagrams						
Parameter	Description					
tclk	Period of SCLK					
t <sub>DV</sub>	Read data valid time (time from falling edge of SCLK to valid data on SDIO/SDO)					
t <sub>Ds</sub>	Setup time between data and rising edge of SCLK					
t <sub>DH</sub>	Hold time between data and rising edge of SCLK					
ts	Setup time between CSB and SCLK					
tн	Hold time between CSB and SCLK					
tн	Minimum period that SCLK should be in a logic high state					
t <sub>LO</sub>	Minimum period that SCLK should be in a logic low state					

# **I/O REGISTER MAP**

All address and bit locations that are left blank in Table 12 are unused.

Table 12	2.										
Addr (Hex)	Type <sup>1</sup>	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default (Hex)
Serial por	t configur	ation and part i	dentification								
0x0000		Serial config.	SDO active	LSB first (buffered)	Soft reset	Long instruction	Long instruction	Soft reset	LSB first (buffered)	SDO active	0x18
0x0001		Reserved			•	•		•			0x00
0x0002	RO	Part ID				Pa	art ID				0x02
0x0003	RO										0x19
0x0004		Serial options								Read buffer register	0x00
0x0005	AC									Register update	0x00
Power-do	wn and re	eset									
0x0010		Power- down and enable	PD HSTL driver	Enable CMOS driver	Enable output doubler	PD SYSCLK PLL			Full PD	Digital PD	0xC0 or 0xD0
0x0011		Reserved									0x00
0x0012	M, AC	Reset								DDS reset	0x00
0x0013	М		PD fund DDS				S-div/2 reset		S-divider reset		0x00
System cl	ock	_	-	-							-
0x0020		N-divider						N-divider, Bits[4	4:0]		0x12
0x0021		Reserved									0x00
0x0022		PLL	VCO auto				2× refer-	VCO range	Charge pu	mp current,	0x04
		parameters	range				ence	_	Bits	5[1:0]	
CMOS ou	tput divid	er (S-divider)	•	•	•			•	•		•
0x0100		Reserved									0x30
0x0101 to 0x0103		Reserved									0x00
0x0104 and 0x0105		S-divider					er, Bits[15:0] ister 0x0104				0x00
0x0105			Falling edge triggered							S-divider/2	0x01
Frequenc	y tuning v	vord									
0x01A0 to 0x01A5		Reserved									0x00
0x01A6	М	FTW0				FTW0.	Bits[47:0]				0x00
0x01A7	M	(frequency					ister 0x01A6				0x00
0x01A8	М	tuning									0x00
0x01A9	м	word)									0x00
0x01AA	М										Start-up cond.
0x01AB	М	•									Start-up cond.
0x01AC	м	Phase				DDS phase	word, Bits[7:0	)]			0x00
0x01AD	М	1						word, Bits[13:	8]		0x00
Doubler a	and outpu	t drivers						-			
0x0200	-	HSTL driver				OPOL (polarity)				out doubler, [1:0]	0x05
0x0201		CMOS driver					1			CMOS mux	0x00

				-							
Addr (Hex)	Type <sup>1</sup>	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default (Hex)
Calibratic	on (user-ac	cessible trim)									
0x0400 to		Reserved									0x00
0x040A											
0x040B		DAC full-				DAC full-scale	e current, Bits	[7:0]			0xFF
0x040C		scale current								scale current, s[9:8]	0x01
0x040D		Reserved									0x00
0x040E		Reserved									0x10
0x040F and 0x0410		Reserved									0x00
Harmonio	spur redu	uction									
0x0500	М	Spur A	HSR-A enable	Amplitude gain × 2				Spur A harm	nonic, Bits[3:0	]	0x00
0x0501	М	]		•		Spur A mag	nitude, Bits[7	:0]			0x00
0x0503	М	]				Spur A ph	nase, Bits[7:0]				0x00
0x0504	М									Spur A phase, Bit 8	0x00
0x0505	М	Spur B	HSR-B enable	Amplitude gain × 2				Spur B harr	nonic, Bits[3:0	)]	0x00
0x0506	М					Spur B mag	nitude, Bits[7	:0]			0x00
0x0508	М					Spur B ph	nase, Bits[7:0]				0x00
0x0509	М									Spur B phase, Bit 8	0x00

<sup>1</sup> Types of registers: M = mirrored (also called buffered). This type of register needs an I/O update for the new value to take effect; RO = read-only; AC = autoclear.

# I/O REGISTER DESCRIPTIONS SERIAL PORT CONFIGURATION (REGISTER 0x0000 TO REGISTER 0x0005)

### Register 0x0000—Serial Port Configuration

### Table 13.

Bits	Bit Name	Description
[7:4]		These bits are the mirror image of Bits[3:0].
3	Long instruction	Read-only; the AD9912 supports only long instructions.
2	Soft reset	Resets register map, except for Register 0x0000. Setting this bit forces a soft reset, meaning that S1 to S4 are not tristated, nor is their state read when this bit is cleared. The AD9912 assumes the values of S1 to S4 that were present during the last hard reset. This bit is not self-clearing, and all other registers are restored to their default values after a soft reset.
1	LSB first	Sets bit order for serial port. 1 = LSB first. 0 = MSB first. I/O update must occur for the MSB first to take effect.
0	SDO active	Enables SDO pin. 1 = SDO pin enabled (4-wire serial port mode). 0 = 3-wire mode.

### Register 0x0001—Reserved

### Register 0x0002 and Register 0x0003—Part ID (Read-Only)

### Register 0x0004—Serial Options

### Table 14.

Bits	Bit Name	Description
0	Read buffer register	<ul> <li>For buffered registers, serial port readback reads from actual (active) registers instead of the buffer.</li> <li>1 = reads the buffered values that take effect during the next I/O update.</li> <li>0 = reads values that are currently in effect.</li> </ul>

### Register 0x0005—Serial Options (Self Clearing)

Table 15.

Bits	Bit Name	Description
0	Register update	Software access to the register update pin function. Writing a 1 to this bit is identical to performing an I/O update.

### POWER-DOWN AND RESET (REGISTER 0x0010 TO REGISTER 0x0013)

### Register 0x0010—Power-Down and Enable

Power-up default is defined by the start-up pins.

Table 1	6.
---------	----

Bits	Bit Name	Description
7	PD HSTL driver	Powers down HSTL output driver.
		1 = HSTL driver powered down.
6	Enable CMOS driver	Powers up CMOS output driver.
		1 = CMOS driver on.
5	Enable output doubler	Powers up output clock generator doubler. Output doubler must still be enabled in Register 0x0200.
4	PD SYSCLK PLL	System clock multiplier power-down.
		1 = system clock multiplier powered down.
		If the S4 pin is tied high at power-up or reset, this bit is set, and the default value for Register 0x0010 is D0, not C0.
1	Full PD	Setting this bit is identical to activating the PD pin and puts all blocks (except serial port) into power- down mode. SYSCLK is turned off.
0	Digital PD	Removes clock from most of digital section; leave serial port usable. In contrast to full PD, setting this bit does not debias inputs, allowing for quick wake-up.

### Register 0x0011—Reserved

### Register 0x0012—Reset (Autoclearing)

To reset the entire chip, the user can use the (non-autoclearing) soft reset bit in Register 0x0000.

#### Table 17.

Bits	Bit Name	Description
0	DDS reset	Reset of the direct digital synthesis block. Reset of this block is very seldom needed.

### Register 0x0013—Reset (Continued) (Not Autoclearing)

#### Table 18.

Bits	Bit Name	Description
7	PD fund DDS	Setting this bit powers down the DDS fundamental output but not the spurs. It is used during tuning of the SpurKiller circuit.
3	S-div/2 reset	Asynchronous reset for S prescaler.
1	S-divider reset	Synchronous (to S-divider prescaler output) reset for integer divider.

### SYSTEM CLOCK (REGISTER 0x0020 TO REGISTER 0x0022)

### Register 0x0020—N-Divider

### Table 19.

Bits	Bit Name	Description
[4:0]	N-divider	These bits set the feedback divider for system clock PLL. There is a fixed divide-by-2 preceding this block, as well as an offset of 2 added to this value. Therefore, setting this register to 00000 translates to an overall feedback divider ratio of 4. See Figure 45.

### Register 0x0021—Reserved

### Register 0x0022—PLL Parameters

Table 20.

Bits	Bit Name	Description
7	VCO auto range	Automatic VCO range selection. Enabling this bit allows Bit 2 of this register to be set automatically.
[6:4]	Reserved	Reserved.
3	2× reference	Enables a frequency doubler prior to the SYSCLK PLL and can be useful in reducing jitter induced by the SYSCLK PLL. See Figure 44.
2	VCO range	Selects low range or high range VCO.
		0 = low range (700 MHz to 810 MHz).
		1 = high range (900 MHz to 1000 MHz). For system clock settings between 810 MHz and 900 MHz, use the VCO auto range (Bit 7) to set the correct VCO range automatically.
[1:0]	Charge pump current	Charge pump current.
		00 = 250 μA.
		01 = 375 μA.
		10 = off.
		11= 125 μΑ.

## CMOS OUTPUT DIVIDER (S-DIVIDER) (REGISTER 0x0100 TO REGISTER 0x0106)

*Register 0x0100 to Register 0x0103—Reserved* 

### Register 0x0104—S-Divider

Table 21.

Bits	Bit Name	Description
[7:0]	S-divider	CMOS output divider. Divide ratio = $1 - 65,536$ . If the desired S-divider setting is greater than 65,536, or if the signal on FDBK_IN is greater than 400 MHz, then Bit 0 in Register 0x0106 must be set. Note that the actual S-divider is the value in this register plus 1; so to have an S-divider of 1, Register 0x0104 and Register 0x0105 must both be 0x00. Register 0x0104 is the least significant byte.

Table 22.
-----------

Bits	Bit Name	Description
[15:8]	S-divider	CMOS output divider. Divide ratio = $1 - 65,536$ . If the desired S-divider setting is greater than 65,536, or if the signal on FDBK_IN is greater than 400 MHz, then Bit 0 in Register 0x0106 must be set. Note that the actual S-divider is the value in this register plus 1; so to have an S-divider of 1, Register 0x0104 and Register 0x0105 must both be 0x00. Register 0x104 is the least significant byte.

### *Register* 0x0106—S-Divider (Continued)

10010 20	•	
Bits	Bit Name	Description
7	Falling edge triggered	Setting this bit inverts the reference clock before S-divider.
[6:1]	Reserved	Reserved.
0	S-divider/2	Setting this bit enables an additional /2 prescaler. See the CMOS Output Divider (S-Divider) section. If the desired S-divider setting is greater than 65,536, or if the signal on FDBK_IN is greater than 400 MHz, this bit must be set.

## FREQUENCY TUNING WORD (REGISTER 0x01A0 TO REGISTER 0x01AD)

### Register 0x01A0 to Register 0x01A5—Reserved

### Register 0x01A6—FTW0 (Frequency Tuning Word)

Table 24.

Bits	Bit Name	Description
[7:0]	FTW0	These registers contain the FTW (frequency tuning word) for the DDS. The FTW determines the ratio of the AD9912 output frequency to its DAC system clock. Register 0x01A6 is the least significant byte of the FTW. Note that the power-up default is defined by start-up Pin S1 to Pin S4. Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.

### *Register 0x01A7—FTW0 (Frequency Tuning Word) (Continued)*

Table 25.

Bits	Bit Name	Description
[15:8]	FTW0	These registers contain the FTW (frequency tuning word) for the DDS. The FTW determines the ratio of the AD9912 output frequency to its DAC system clock. Register 0x01A6 is the least significant byte of the FTW. Note that the power-up default is defined by start-up Pin S1 to Pin S4. Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.

### *Register* 0x01A8—FTW0 (Frequency Tuning Word) (Continued)

Table 26.

Bits	Bit Name	Description
[23:16]	FTW0	These registers contain the FTW (frequency tuning word) for the DDS. The FTW determines the ratio of the AD9912 output frequency to its DAC system clock. Register 0x01A6 is the least significant byte of the FTW. Note that the power-up default is defined by start-up Pin S1 to Pin S4. Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.

## Register 0x01A9—FTW0 (Frequency Tuning Word) (Continued)

#### Table 27.

Bits	Bit Name	Description
[31:24]	FTW0	These registers contain the FTW (frequency tuning word) for the DDS. The FTW determines the ratio of the AD9912 output frequency to its DAC system clock. Register 0x01A6 is the least significant byte of the FTW. Note that the power-up default is defined by start-up Pin S1 to Pin S4. Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.

### Register 0x01AA—FTW0 (Frequency Tuning Word) (Continued)

Table 28.

Bits	Bit Name	Description
[39:32]	FTWO	These registers contain the FTW (frequency tuning word) for the DDS. The FTW determines the ratio of the AD9912 output frequency to its DAC system clock. Register 0x01A6 is the least significant byte of the FTW. Note that the power-up default is defined by start-up Pin S1 to Pin S4. Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.

### Register 0x01AB—FTW0 (Frequency Tuning Word) (Continued)

Table 29.

Bits	Bit Name	Description
[47:40]	FTW0	These registers contain the FTW (frequency tuning word) for the DDS. The FTW determines the ratio of the AD9912 output frequency to its DAC system clock. Register 0x01A6 is the least significant byte of the FTW. Note that the power-up default is defined by start-up Pin S1 to Pin S4. Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.

## Register 0x01AC—Phase

Table 30.

Bits	Bit Name	Description
[7:0]	DDS phase word	Allows the user to vary the phase of the DDS output. See the Direct Digital Synthesizer section. Register 0x01AC is the least significant byte of the phase offset word (POW). Note that a momentary phase discontinuity may occur as the phase passes through 45° intervals.

### Register 0x01AD—Phase (Continued)

Table 31.

Bits	Bit Name	Description
[13:8]	DDS phase word	Allows the user to vary the phase of the DDS output. See the Direct Digital Synthesizer section. Register 0x01AC is the least significant byte of the phase offset word (POW). Note that a momentary phase discontinuity may occur as the phase passes through 45° intervals.

### DOUBLER AND OUTPUT DRIVERS (REGISTER 0x0200 TO REGISTER 0x0201)

### Register 0x0200—HSTL Driver

#### Table 32.

14010 02		
Bits	Bit Name	Description
4	OPOL	Output polarity. Setting this bit inverts the HSTL driver output polarity.
[3:2]	Reserved	Reserved.
[1:0]	HSTL output doubler	HSTL output doubler.
		01 = doubler disabled.
		10 = doubler enabled. When using doubler, Bit 5 in Register 0x0010 must also be set to 1.

#### *Register 0x0201—CMOS Driver*

#### Table 33.

Bits	Bit Name	Description
0	CMOS mux	<ul> <li>This bit allows the user to select whether the CMOS driver output is divided by the S-divider.</li> <li>0 = S-divider input sent to CMOS driver.</li> <li>1 = S-divider output sent to CMOS driver. See Figure 39.</li> </ul>

### CALIBRATION (USER-ACCESSIBLE TRIM) (REGISTER 0x0400 TO REGISTER 0x0410)

### Register 0x0400 to Register 0x040A—Reserved

Register 0x040B—DAC Full-Scale Current

#### Table 34.

Bits	Bit Name	Description	
[7:0]	DAC full-scale current	DAC full-scale current, Bits[7:0]. See the Digital-to-Analog (DAC) Output section.	

### Register 0x040C—DAC Full-Scale Current (Continued)

Table 35.

14010 001			
Bits Bit Name Description		Description	
[9:8]	DAC full-scale current	DAC full-scale current, Bits[9:8]. See Register 0x040B.	

### Register 0x040D to Register 0x0410—Reserved

## HARMONIC SPUR REDUCTION (REGISTER 0x0500 TO REGISTER 0x0509)

See the Harmonic Spur Reduction section.

### Register 0x0500—Spur A

Table 36.

Bits	Bit Name	Description
7	HSR-A enable	Harmonic Spur Reduction A enable.
6	Amplitude gain $\times$ 2	Setting this bit doubles the gain of the cancelling circuit and also doubles the minimum step size.
[5:4]	Reserved	Reserved.
[3:0]	Spur A harmonic	Spur A Harmonic 1 to Spur A Harmonic 15. Allows user to choose which harmonic to eliminate.

### *Register 0x0501—Spur A (Continued)*

Table 37.

Bits	Bit Name	Description
[7:0]	Spur A magnitude	Linear multiplier for Spur A magnitude.

### *Register* 0x0503—Spur A (Continued)

### Table 38.

Bits	Bit Name	Description
[7:0]	Spur A phase	Linear offset for Spur B phase.

### *Register 0x0504—Spur A (Continued)*

Table 39.

Bits	Bit Name	Description
[8]	Spur A phase	Linear offset for Spur A phase.

### Register 0x0505—Spur B

### Table 40.

Bits	Bit Name	Description
7	HSR-B enable	Harmonic Spur Reduction B enable.
6	Amplitude gain × 2	Setting this bit doubles the gain of the cancelling circuit and also doubles the minimum step size.
[5:4]	Reserved	Reserved.
[3:0]	Spur B harmonic	Spur B Harmonic 1 to Spur B Harmonic 15. Allows user to choose which harmonic to eliminate.

### Register 0x0506—Spur B (Continued)

Table 41.

Bits	Bit Name	Description
[7:0]	Spur B magnitude	Linear multiplier for Spur B magnitude.

## Register 0x0508—Spur B (Continued)

Table 42.


Bits	Bit Name	Description
[7:0]	Spur B phase	Linear offset for Spur B phase.

## Register 0x0509—Spur B (Continued)

Table 43.

Bits	Bit Name	Description
8	Spur B phase	Linear offset for Spur B phase.

# **OUTLINE DIMENSIONS**



### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
AD9912ABCPZ	-40°C to +85°C	64-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-64-7
AD9912ABCPZ-REEL7	-40°C to +85°C	64-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-64-7
AD9912A/PCBZ		Evaluation Board	

 $^{1}$  Z = RoHS Compliant Part.

# NOTES



www.analog.com

©2007–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06763-0-6/10(F)

Rev. F | Page 40 of 40

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.: AD9912A/PCBZ AD9912ABCPZ AD9912ABCPZ-REEL7