## Data Sheet

ADATE320

## FEATURES

```
1.25 GHz, 2.5 Gbps data rate
3-level driver with high-Z and reflection clamps
Window and differential comparators
\pm25 mA active load
Per pin parametric measurement unit (PMU) with a -1.5 V to
    +4.5 V range
Low leakage mode (typically <5 nA)
Integrated 16-bit DACs with offset and gain correction
1.2 W power dissipation per channel (ADATE320)
1.3 W power dissipation per channel (ADATE320-1)
Driver
    Voltage range: -1.5 V to +4.5 V
    Precision trimmed termination: 50.0\Omega
    Unterminated swing: 50 mV minimum to 6.0 V maximum
    400 ps minimum pulse width, 1.0 V programmed swing
    25 ps deterministic jitter
Comparator
    Differential and single-ended window modes
    100 ps equivalent input rise/fall time (ERT/EFT)
    250 mV current mode logic (CML) outputs (ADATE320)
    400 mV CML outputs (ADATE320-1)
Load
Per pin PMU (PPMU)
    Force voltage/compliance range: -1.5 V to +4.5 V
    5 current ranges
        \pm40 mA, }\pm1 mA, \pm100 \muA, \pm10 \muA, \pm2 \muA
    Dedicated go/no-go comparators
DC levels
    Fully integrated and dedicated 16-bit DACs
    On-chip gain and offset calibration registers with
        automatic add/multiply function
84-lead, 10 mm x 10 mm LFCSP (0.4 mm pitch)
```


## APPLICATIONS

Automatic test equipment (ATE)
Semiconductor/board test systems
Instrumentation and characterization equipment

## GENERAL DESCRIPTION

The ADATE320 is a complete, single-chip ATE solution that performs the pin electronics functions of a driver, comparator, and active load (DCL), and a four quadrant per pin parametric measurement unit (PPMU). Dedicated 16-bit digital-to-analog converters (DACs) with on-chip calibration registers provide all the necessary dc levels for operation of the device.

The driver features three active modes: high, low, and terminate, as well as a high impedance inhibit state. The inhibit state, in conjunction with the integrated dynamic clamps, facilitates significant attenuation of transmission line reflections when the driver is not actively terminating the line. The open-circuit drive capability is -1.5 V to +4.5 V to accommodate a standard range of ATE and instrumentation applications.

The ADATE320 can be used as a dual, single-ended pin electronics channel or as a single differential channel. In addition to per channel high speed window comparators, the ADATE320 provides a programmable threshold differential comparator for differential ATE applications.

All dc levels for DCL and PPMU functions are generated by dedicated, on-chip, 16-bit DACs. To facilitate the programming of accurate levels, the ADATE320 includes an integrated calibration function to correct for the gain and offset errors of each functional block. Correction coefficients can be stored on chip, and any values written to the DACs adjust automatically using the appropriate correction factors.
The ADATE320 uses a serial programmable interface (SPI) bus to program all functional blocks, DACs, and on-chip calibration constants. It also has an on-chip temperature sensor and overvoltage/undervoltage fault clamps that monitor and report the device temperature and any output pin or transient PPMU voltage faults that may occur during operation.

The ADATE320 is available in two options. The standard option has high speed comparator outputs with 250 mV output swing. The ADATE320-1 has 400 mV output swing. See the Ordering Guide for more information.

Rev. A

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 O2015 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description .....  1
Revision History ..... 2
Functional Block Diagram ..... 3
Specifications ..... 4
Electrical Specifications ..... 4
Driver Specifications ..... 5
Reflection Clamp Specifications. ..... 7
Normal Window Comparator (NWC) Specifications ..... 8
Differential Mode Comparator (DMC) Specifications ..... 10
Active Load Specifications ..... 11
PPMU Specifications ..... 13
PPMU Go/No-Go Comparators Specifications ..... 18
PPMU External Sense Pins Specifications ..... 18
VREF, VREFGND, and DUTGND Reference Input Pins Specifications ..... 19
Temperature Monitor Specifications ..... 19
Alarm Functions Specifications ..... 19
Serial Programmable Interface (SPI) Specifications ..... 20
SPI Timing Specifications ..... 20
SPI Timing Diagrams. ..... 21
Absolute Maximum Ratings ..... 25
Thermal Characteristics ..... 25
Explanation of Test Levels ..... 25
ESD Caution ..... 25
User Information and Truth Tables ..... 26
Pin Configuration and Function Descriptions ..... 28
Typical Performance Characteristics ..... 30
Theory of Operation ..... 50
Serial Programmable Interface (SPI) ..... 50
Level Setting DACs ..... 52
Alarm Functions ..... 59
Applications Information ..... 62
Power Supply, Grounding, and Typical Decoupling Strategy ..... 62
Power Supply Sequencing ..... 64
Detailed Functional Block Diagrams. ..... 65
SPI Register Memory Map and Details ..... 71
Memory Map ..... 71
Register Details ..... 74
Default Test Conditions ..... 80
External Components ..... 81
Outline Dimensions ..... 82
Ordering Guide ..... 82

## REVISION HISTORY

## 10/15—Revision A: Initial Version

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=8.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{TTCx}}=\mathrm{V}_{\mathrm{TtDx}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.500 \mathrm{~V}, \mathrm{~V}_{\mathrm{REFGND}}=0.000 \mathrm{~V}$. All default test conditions are as defined in Table 30. All specified values are at $\mathrm{T}_{\mathrm{J}}=60^{\circ} \mathrm{C}$, where $\mathrm{T}_{\mathrm{J}}$ corresponds to the typical internal temperature sensor reading (VTHERM pin), unless otherwise noted. Temperature coefficients are measured around $\mathrm{T}_{J}=40^{\circ} \mathrm{C}, 60^{\circ} \mathrm{C}, 80^{\circ} \mathrm{C}$, and $100^{\circ} \mathrm{C}$. Typical values are based on the statistical mean of the design, simulation analyses, and/or limited bench evaluation data. Typical values are neither tested nor guaranteed. Test level codes are defined in the Explanation of Test Levels section.

## ELECTRICAL SPECIFICATIONS

Table 1.

| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DUTx PIN CHARACTERISTICS Output Leakage Current DCL Disable |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| PPMU Range E | -10.0 | +5.0 | +10.0 | nA | P | $\begin{aligned} & -1.5 \mathrm{~V}<\mathrm{V}_{\text {Dutx }}<+4.5 \mathrm{~V}, \mathrm{PPMU} \text { and } \mathrm{DCL} \text { disabled, PPMU } \\ & \text { Range } \mathrm{E}, \mathrm{VCLx}=-2.5 \mathrm{~V}, \mathrm{VCHx}=+7.5 \mathrm{~V} \end{aligned}$ |
| PPMU Range A to Range D |  | 5.0 |  | nA | $C_{T}$ | $-1.5 \mathrm{~V}<\mathrm{V}_{\text {DUT }}<+4.5 \mathrm{~V}$, PPMU and DCL disabled, PPMU Range A , Range B, Range C, and Range D, VCLx $=-2.5 \mathrm{~V}, \mathrm{VCHx}=+7.5 \mathrm{~V}$ |
| Driver High-Z Mode | -0.4 |  | +0.4 | $\mu \mathrm{A}$ | P | $-1.5 \mathrm{~V}<\mathrm{V}_{\text {DUTx }}<+4.5 \mathrm{~V}$, PPMU disabled and DCL enabled, RCV active, $\mathrm{VCLx}=-2.5 \mathrm{~V}, \mathrm{VCHx}=+7.5 \mathrm{~V}$ |
| Capacitance |  | 0.4 |  | pF | S | Drive VITx $=0.0 \mathrm{~V}$ |
| Voltage Range | -1.5 |  | +4.5 | V | D |  |
| POWER SUPPLIES |  |  |  |  |  | Power measured with the DUTx pin high-Z, 10 K to 0.0 V |
| Positive DCL Supply, V Vcc | 7.6 | 8.0 | 8.4 | V | D | Defines dc power supply rejection (PSR) conditions |
| Negative DCL Supply, $\mathrm{V}_{\text {EE }}$ | -5.25 | -5.0 | -4.75 | V | D | Defines dc PSR conditions |
| Digital Supply, $\mathrm{V}_{\text {DD }}$ | 1.7 | 1.8 | 1.9 | V | D |  |
| Comparator Termination, $V_{\text {TTCX }}$ | 0.5 | 1.2 | 1.8 | V | D | VTTC0 is not electrically connected to VTTC1 |
| Driver Termination, $\mathrm{V}_{\text {TTDx }}$ | 0.0 | 1.2 | 1.8 | V | D | VTTD0 is not electrically connected to VTTD1 |
| Positive DCL Supply Current, Icc |  |  |  |  |  | Load and PPMU power-down |
| ADATE320 | 145 | 169 | 185 | mA | P |  |
| ADATE320-1 | 145 | 169 | 185 | mA | P |  |
| Negative DCL Supply Current, IEE |  |  |  |  |  | Load and PPMU power-down |
| ADATE320 | 190 | 222 | 235 | mA | P |  |
| ADATE320-1 | 220 | 247 | 265 | mA | P |  |
| Digital Core Supply Current, lod | -125 | +10 | +125 | $\mu \mathrm{A}$ | P | Quiescent (SPI is static) |
| Comparator Termination Supply Current, $\mathrm{V}_{\mathrm{TTC}}$ |  |  |  |  |  | $0.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Tc}} \leq 1.8 \mathrm{~V}$ |
| ADATE320 |  | 41 |  | mA | $\mathrm{C}_{T}$ |  |
| ADATE320-1 |  | 66 |  | mA | $\mathrm{C}_{T}$ |  |
| Driver Termination Supply Current, $\mathrm{V}_{\mathrm{TTD}}$ |  | 0 |  | mA | $\mathrm{C}_{T}$ | $0.0 \mathrm{~V} \leq \mathrm{V}_{\text {TTD }} \leq 1.8 \mathrm{~V},(\mathrm{DATx}+\overline{\mathrm{DATx}}) / 2=(\mathrm{RCVx}+\overline{\mathrm{RCVx}}) / 2=\mathrm{V}_{\mathrm{TTD}}$ |
| Total Power Dissipation |  |  |  |  |  | Load and PPMU power-down |
| ADATE320 | 2.10 | 2.52 | 2.75 | W | P |  |
| ADATE320-1 | 2.25 | 2.66 | 2.90 | W | P |  |

## DRIVER SPECIFICATIONS

VIH - VIL $\geq 100 \mathrm{mV}$ to meet dc and ac performance specifications.
Table 2.

| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| High Speed Differential Input Characteristics |  |  |  |  |  |  |
| High Speed Input Termination Resistance: DATx/DATx, RCVx/ $\overline{\operatorname{RCVx}}$ | 48 | 50 | 52 | $\Omega$ | P | Impedance between VTTDx and respective DATx and RCVx pins; force 4 mA into each pin, measure voltage from VTTDx; calculate resistance ( $\Delta \mathrm{V} / \Delta \mathrm{I}$ ) |
| Input Voltage Range: DATx/ $\overline{\text { DATx }}, \mathrm{RCV} / / \overline{\mathrm{RCVx}}$ | 0.0 |  | 1.8 | V | $\mathrm{P}_{\mathrm{F}}$ |  |
| Input Voltage Differential | 0.2 | 0.4 | 1.0 | V | $\mathrm{P}_{\mathrm{F}}$ | \|DATx - $\overline{\text { DATx }}\|,\|\mathrm{RCVx}-\overline{\mathrm{RCVx}}\|$ |
| Output Characteristics |  |  |  |  |  |  |
| High, VIH | -1.4 |  | +4.5 | V | D |  |
| Low, VIL | -1.5 |  | +4.4 | V | D |  |
| Output Term Range, VIT | -1.5 |  | +4.5 | V | D |  |
| Functional Amplitude (VIH VIL) | 0.05 |  | 6.0 | V | D |  |
| DC Output Current Limit |  |  |  |  |  |  |
| Source | 75 |  | 120 | mA | P | Drive high, $\mathrm{VIH}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {dutx }}=-2.0 \mathrm{~V}$, measure current |
| Sink | -120 |  | -75 | mA | P | Drive low, $\mathrm{VIL}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DUTx }}=5.0 \mathrm{~V}$, measure current |
| Output Resistance, $\pm 40 \mathrm{~mA}$ | 46 | 48.5 | 52 | $\Omega$ | P | $\Delta \mathrm{V}_{\text {DUTx }} / \Delta$ IDUTx; source: $\mathrm{VIHx}=3.0 \mathrm{~V}, \mathrm{I}_{\text {DUTx }}=1 \mathrm{~mA}, 40 \mathrm{~mA}$; sink: VIL $=0.0 \mathrm{~V}$, IDutx $=-1 \mathrm{~mA},-40 \mathrm{~mA}$ |
| DC ACCURACY |  |  |  |  |  | VIH tests with $\mathrm{VIL}=-2.5 \mathrm{~V}, \mathrm{VIT}=-2.5 \mathrm{~V}$; VIL tests with $\mathrm{VIH}=$ $7.5 \mathrm{~V}, \mathrm{VIT}=7.5 \mathrm{~V}$; VIT tests with $\mathrm{VIL}=-2.5 \mathrm{~V}, \mathrm{VIH}=7.5 \mathrm{~V}$, unless otherwise noted within this parameter |
| VIH, VIL, VIT |  |  |  |  |  |  |
| Offset Error | -500 |  | +500 | mV | P | Measured at DAC Code 0x4000 (0.0 V), uncalibrated |
| Offset Temperature Coefficient (TC) |  | $\pm 200$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\text {T }}$ |  |
| Gain | 1.0 |  | 1.1 | V/V | P | Gain derived from measurement at DAC Code 0x4000 ( 0.0 V ) and DAC Code 0x8CCC ( 3.0 V ); based on an ideal DAC transfer function (see Table 24) |
| Gain TC |  | $\pm 50$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Differential Nonlinearity (DNL) |  | $\pm 250$ |  | $\mu \mathrm{V}$ | $\mathrm{C}_{T}$ | After two-point gain/offset calibration; calibration points at $0 \times 4000$ ( 0.0 V ) output; $0 \times 8 \mathrm{CCC}(3.0 \mathrm{~V})$; measured over full specified output range |
| Integral Nonlinearity (INL) Focused Range | -5 |  | +5 | mV | P | After two-point gain/offset calibration; calibration points at $0 \times 4000(0.0 \mathrm{~V})$ and $0 \times 8 \mathrm{CCC}(3.0 \mathrm{~V})$; measured over -0.5 V to +3.5 V output range |
| INL Full Range | -20 |  | +20 | mV | P | After two-point gain/offset calibration; calibration points at $0 \times 4000(0.0 \mathrm{~V})$ and $0 \times 8 \mathrm{CCC}(3.0 \mathrm{~V})$; measured over full specified output range |
| Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| DUTGND Voltage Accuracy | -5 | $\pm 1$ | +5 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range; measured over -0.5 V to +3.5 V focused driver output range |
| DC Levels Interaction |  |  |  |  |  | DC interaction on VIL, VIH, and VIT output levels while other driver DAC levels are varied |
| VIH vs. VIL |  | $\pm 1.0$ |  | mV | $\mathrm{C}_{\text {T }}$ | Monitor interaction on VIH $=+4.5 \mathrm{~V}$; sweep VIL $=-1.5 \mathrm{~V}$ to $+4.4 \mathrm{~V}, \mathrm{VIT}=+1.0 \mathrm{~V}$ |
| VIH vs. VIT |  | $\pm 1.0$ |  | mV | $C_{T}$ | Monitor interaction on $\mathrm{VIH}=+4.5 \mathrm{~V}$; sweep $\mathrm{VIT}=-1.5 \mathrm{~V}$ to $+4.5 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$ |
| VIL vs. VIH |  | $\pm 1.0$ |  | mV | $\mathrm{C}_{\text {T }}$ | Monitor interaction on VIL $=-1.5 \mathrm{~V}$; sweep $\mathrm{VIH}=-1.4 \mathrm{~V}$ to $+4.5 \mathrm{~V}, \mathrm{VIT}=+1.0 \mathrm{~V}$ |



| Parameter | Min | Typ | Max | Unit | Test <br> Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic Performance |  |  |  |  |  |  |
| Drive Active to/from VIT |  |  |  |  |  | Toggle $\mathrm{RCV} \mathrm{V}, \mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIT}=1.0 \mathrm{~V}$, VIL $=0.0 \mathrm{~V}$, terminated |
| Transition Time |  |  |  |  |  | 20\% to 80\% |
| Active to VIT |  | 200 |  | ps | $\mathrm{C}_{\text {в }}$ |  |
| VIT to Active |  | 170 |  | ps | $\mathrm{C}_{\text {B }}$ |  |
| Propagation Delay |  | 1.0 |  | ns | $\mathrm{C}_{\text {в }}$ |  |
| TC |  | 2 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\text {T }}$ |  |
| Drive Active to/from Inhibit |  |  |  |  |  | Toggle RCVx, VIH $=1.0 \mathrm{~V}, \mathrm{VIL}=-1.0 \mathrm{~V}$, terminated |
| Transition Time |  |  |  |  |  | 20\% to 80\% |
| Inhibit to Active |  | 250 |  | ps | $\mathrm{C}_{\text {B }}$ |  |
| Active to Inhibit |  | 850 |  | ps | $\mathrm{C}_{\text {B }}$ |  |
| Propagation Delay |  |  |  |  |  |  |
| Inhibit to VIH |  | 2.1 |  | ns | $\mathrm{C}_{\text {B }}$ |  |
| Inhibit to VIL |  | 2.5 |  | ns | $\mathrm{C}_{\text {B }}$ |  |
| Matching Inhibit to VIL vs. Inhibit to VIH |  | 0.4 |  | ns | С ${ }_{\text {b }}$ |  |
| VIH to Inhibit |  | 2.5 |  | ns | $\mathrm{C}_{\text {B }}$ |  |
| VIL to Inhibit |  | 2.1 |  | ns | $\mathrm{C}_{\text {B }}$ |  |
| Input/Output Spike |  | 125 |  | mV p-p | Св | $\mathrm{VIH}=0.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, toggle RCVx |
| Cable Loss Compensation (CLC) |  |  |  |  |  | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| Amplitude |  | 20 |  | \% | $C_{B}$ | Maximum CLC setting |
| Resolution |  | 3 |  | Bits | D |  |
| Time Constant 1 |  | 280 |  | ps | S | Maximum CLC setting |
| Time Constant 2 |  | 4.8 |  | ns | S | Maximum CLC setting |

## REFLECTION CLAMP SPECIFICATIONS

Clamp accuracy specifications apply only when VCHx - VCLx $>0.8 \mathrm{~V}$.
Table 3.

| Parameter | Min | Typ | Max | Unit | Test <br> Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCH |  |  |  |  |  |  |
| Functional Range | -0.5 |  | +5.0 | V | D |  |
| Offset Error | -300 |  | +300 | mV | P | Driver high-Z, sinking 1 mA , measured at DAC Code 0x4000 ( 0.0 V ), uncalibrated |
| Offset TC |  | $\pm 0.25$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| Gain | 1.0 |  | 1.1 | V/V | P | Driver high-Z, sinking 1 mA , gain derived from measurements at DAC Code $0 \times 4000(0.0 \mathrm{~V})$ and DAC Code $0 \times 8 \mathrm{CCC}(3.0 \mathrm{~V})$, based on an ideal DAC transfer function (see Table 24) |
| Gain TC |  | $\pm 25$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\text {T }}$ |  |
| Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| DNL |  | $\pm 250$ |  | $\mu \mathrm{V}$ | $C_{T}$ | Driver high-Z, sinking 1 mA , after two-point gain/offset calibration; calibration points at DAC Code $0 \times 4000$ ( 0.0 V ) and DAC Code 0x8CCC ( 3.0 V ), measured over the functional range |
| INL | -20 |  | +20 | mV | P | Driver high-Z, sinking 1 mA , after two-point gain/offset calibration; calibration points at DAC Code $0 \times 4000$ ( 0.0 V ) and DAC Code $0 \times 8 C C C(3.0 \mathrm{~V})$, measured over the functional range |
| VCL |  |  |  |  |  |  |
| Functional Range | -2.0 |  | +3.5 | V | D |  |
| Offset Error | -300 |  | +300 | mV | P | Driver high-Z, sourcing 1 mA , measured at DAC Code $0 \times 4000$ (0.0 V), uncalibrated |
| Offset TC |  | $\pm 0.25$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |


| Parameter | Min | Typ | Max | Unit | Test <br> Level | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

NORMAL WINDOW COMPARATOR (NWC) SPECIFICATIONS
Table 4.

| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Voltage Range | -1.5 |  | +4.5 | V | D |  |
| Differential Voltage Range | $\pm 0.1$ |  | $\pm 6.0$ | V | D |  |
| Input Offset Voltage | -250 |  | +250 | mV | P | Measured at DAC Code 0x4000 (0.0 V); uncalibrated |
| Input Offset Voltage TC |  | $\pm 150$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\text {T }}$ |  |
| Gain | 1.0 |  | 1.1 | V/V | P | Gain derived from measurements at DAC Code 0x4000 ( 0.0 V ) and DAC Code 0x8CCC ( 3.0 V ); based on an ideal DAC transfer function (see Table 24) |
| Gain TC |  | $\pm 10$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Threshold Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| Threshold DNL |  | $\pm 0.25$ |  | mV | $\mathrm{C}_{T}$ | Measured over -1.5 V to +4.5 V functional range after two-point gain/offset calibration; calibration points at DAC Code 0x4000 ( 0.0 V ) and DAC Code 0x8CCC (3.0 V) |
| Threshold INL |  |  |  |  |  | After two-point gain/offset calibration; calibration points at DAC Code $0 \times 4000(0.0 \mathrm{~V})$ and DAC Code $0 \times 8 \mathrm{CCC}(3.0 \mathrm{~V})$ |
| Focused Range | -5 |  | +5 | mV | P | Measured over -0.5 V to +3.5 V range |
| Full Range | -7 |  | +7 | mV | P | Measured over -1.5 V to +4.5 V range |
| DUTGND Voltage Accuracy | -5 | $\pm 1$ | +5 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range; measured over -0.5 V to +3.5 V focused NWC input range |
| Uncertainty Band |  | 10 |  | mV | $\mathrm{C}_{\text {B }}$ | $\mathrm{V}_{\text {DUTx }}=0.0 \mathrm{~V}$, sweep comparator threshold to determine the uncertainty band |
| Programmable Hysteresis |  | 100 |  | mV | $\mathrm{C}_{\text {B }}$ |  |
| Hysteresis Resolution |  | 4 |  | Bits | D |  |
| DC PSR |  | $\pm 5$ |  | $\mathrm{mV} / \mathrm{V}$ | $\mathrm{C}_{T}$ | Measured at DAC Code $0 \times 4000$ ( 0.0 V ) and DAC Code $0 \times 8 \mathrm{CCC}$ (3.0 V) calibration points |
| Digital Output Characteristics |  |  |  |  |  |  |
| Internal Pull-up Resistance to Comparator, VTTCx | 46 | 50 | 54 | $\Omega$ | P | Source 1 mA and 10 mA from the output pin in high state, measure $\Delta V$ to calculate resistance; $R=\Delta V / 9 \mathrm{~mA}$; repeat for all output pins |


| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common-Mode Voltage |  |  |  | mV | $\mathrm{C}_{T}$ | Measured relative to $\mathrm{V}_{\pi<x}$, with $100 \Omega$ differential termination |
| ADATE320 |  |  |  |  |  |
| ADATE320-1 |  | -400 |  |  | mV | $\mathrm{C}_{T}$ |  |
| Differential Mode Voltage |  |  |  |  |  | Measured differentially |
| $100 \Omega$ Differential Termination |  |  |  |  |  |  |
| ADATE320 |  | 250 |  | mV | $\mathrm{C}_{T}$ |  |
| ADATE320-1 |  | 400 |  | mV | $\mathrm{C}_{T}$ |  |
| No External Termination |  |  |  |  |  |  |
| ADATE320 | 450 | 500 | 550 | mV | P |  |
| ADATE320-1 | 700 | 800 | 900 | mV | P |  |
| AC SPECIFICATIONS |  |  |  |  |  | Unless otherwise specified, all ac tests are performed after dc levels calibration; input transition time: 50 ps 20\% to $80 \%$; outputs terminated $50 \Omega$ to 0.0 V ; comparator CLC set to $1 / 4$ scale (010) |
| Rise/Fall Times, 20\% to 80\% |  | 100 |  | ps | $\mathrm{C}_{\text {B }}$ | Measured with $50 \Omega$ to 0.0 V |
| Propagation Delay |  | 580 |  | ps | $\mathrm{C}_{\text {B }}$ | $\mathrm{V}_{\text {DUTx }}=0.0 \mathrm{~V}$ to 1.0 V swing, drive term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.5 \mathrm{~V}$ |
| Propagation Delay TC |  | 1 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ | $\mathrm{V}_{\text {DUTx }}=0.0 \mathrm{~V}$ to 1.0 V swing, drive term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.5 \mathrm{~V}$ |
| Propagation Delay Matching High Transition to Low Transition |  | 10 |  | ps | $C_{B}$ | $\mathrm{V}_{\text {DUTx }}=0.0 \mathrm{~V}$ to 1.0 V swing, drive term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.5 \mathrm{~V}$ |
| Propagation Delay Matching High to Low Comparator |  | 10 |  | ps | $\mathrm{C}_{\text {B }}$ | $\mathrm{V}_{\text {DUTx }}=0.0 \mathrm{~V}$ to 1.0 V swing, drive term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.5 \mathrm{~V}$ |
| Propagation Delay Dispersion |  |  |  |  |  | Drive term mode, VIT $=0.0 \mathrm{~V}$ |
| Slew Rate: 400 ps vs. 1.0 ns (20\% to 80\%) |  | 20 |  | ps | $C^{\text {B }}$ | $V_{\text {DUTx }}=0.0 \mathrm{~V}$ to 0.5 V swing, comparator threshold $=0.25 \mathrm{~V}$ |
| Overdrive: 250 mV vs. $1.0 \mathrm{~V}$ |  | 25 |  | ps | $C_{B}$ | For 250 mV : $\mathrm{V}_{\text {DUTx: }} 0.0 \mathrm{~V}$ to 0.50 V swing; for 1.0 V : $\mathrm{V}_{\text {Dutx: }} 0.0 \mathrm{~V}$ to 1.25 V swing, comparator threshold $=0.25 \mathrm{~V}$ |
| 1.0 V Pulse Width: 0.4 ns , $0.5 \mathrm{~ns}, 1 \mathrm{~ns}, 5 \mathrm{~ns}, 10 \mathrm{~ns}$ |  | 25 |  | ps | $C^{\text {B }}$ | $\mathrm{V}_{\text {Dutx }}=0.0 \mathrm{~V}$ to 1.0 V swing, 32 MHz , comparator threshold $=$ 0.5 V |
| 0.5 V Pulse Width: 0.4 ns , $0.5 \mathrm{~ns}, 1 \mathrm{~ns}, 5 \mathrm{~ns}, 10 \mathrm{~ns}$ |  | 25 |  | ps | $C^{\text {b }}$ | $\mathrm{V}_{\text {DUTx }}=0.0 \mathrm{~V}$ to 0.5 V swing, 32 MHz , comparator threshold $=$ 0.25 V |
| Duty Cycle: 5\% to 95\% |  | 10 |  | ps | $C_{B}$ | $\mathrm{V}_{\text {DUTx }}=0.0 \mathrm{~V}$ to 1.0 V swing, 32 MHz , comparator threshold $=$ 0.5 V |
| Minimum Detectable Pulse Width |  | 200 |  | ps | $\mathrm{C}_{\text {B }}$ | $V_{\text {Dutx }}=0.0 \mathrm{~V}$ to 1.0 V swing, 32 MHz , greater than $50 \%$ output differential amplitude |
| Input Equivalent Rise/Fall Time, 1.0 V, Terminated |  | 110 |  | ps | $C^{\text {b }}$ | $\mathrm{V}_{\text {DUTx }}=0.0 \mathrm{~V}$ to 1.0 V swing, drive term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, CLC $=010$, measured from digitized plot, $20 \%$ to $80 \%$ transition time of digitized plot is root-sum square (RSS) of input equivalent rise/fall and 50 ps input stimulus |
| Input Equivalent Rise/Fall Time, 2.0 V, Unterminated |  | 500 |  | ps | $\mathrm{C}_{\text {B }}$ | $V_{\text {DUTx }}=0.0 \mathrm{~V}$ to 2.0 V swing, drive high- Z , measured from digitized plot, 20\% to 80\% transition time of digitized plot is root-sum square (RSS) of input equivalent rise/fall and 50 ps input stimulus |
| Cable Loss Compensation (CLC) |  |  |  |  |  | $\mathrm{V}_{\text {DUTx }}=0.0 \mathrm{~V}$ to 1.0 V swing, drive term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, maximum CLC setting |
| CLC Amplitude |  | 20 |  | \% | $\mathrm{C}_{\text {B }}$ |  |
| CLC Resolution |  | 3 |  | Bits | D |  |
| CLC Time Constant 1 |  | 280 |  | ps | S |  |
| CLC Time Constant 2 |  | 4.8 |  | ns | S |  |

## DIFFERENTIAL MODE COMPARATOR (DMC) SPECIFICATIONS

Table 5.

| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  | VOHx tests at VOLx $=-1.5 \mathrm{~V}$, VOLx tests at $\mathrm{VOHx}=1.5 \mathrm{~V}$ |
| Input Voltage Range | -1.5 |  | +4.5 | V | D |  |
| Functional Differential Range | $\pm 0.05$ |  | $\pm 1.1$ | V | D |  |
| Maximum Differential Input |  |  | $\pm 6.0$ | V | D |  |
| Input Offset Voltage | -250 |  | +250 | mV | P | Offset interpolated from measurements at DAC Code 0×2666 $(-1.0 \mathrm{~V})$ and DAC Code 0x5999 (1.0V), with $\mathrm{V}_{\mathrm{CM}}=0.0 \mathrm{~V}$ |
| Input Offset Voltage TC |  | $\pm 150$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| Gain | 1.0 |  | 1.1 | V/V | P | Gain derived from measurements at DAC Code 0×2666 ( -1.0 V ) and DAC Code 0x5999 (1.0 V); based on an ideal DAC transfer function (see Table 24) |
| Gain TC |  | $\pm 40$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| VOHx, VOLx Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| VOHx, VOLx DNL |  | $\pm 250$ |  | $\mu \mathrm{V}$ | $C_{T}$ | After two-point gain/offset calibration; V CM $=0.0 \mathrm{~V}$; calibration points at DAC Code 0x2666 ( -1.0 V ) and DAC Code 0x5999 (1.0 V) |
| VOHx, VOLx INL | -8 |  | +8 | mV | P | After two-point gain/offset calibration; $\mathrm{V}_{\mathrm{CM}}=0.0 \mathrm{~V}$; calibration points DAC Code 0x2666 ( -1.0 V ) and DAC Code 0x5999 (1.0 V), measured over VOHx/VOLx range of -1.1 V to +1.1 V |
| Uncertainty Band |  | 11 |  | mV | $\mathrm{C}_{\text {B }}$ | $\mathrm{V}_{\text {DUTx }}=0.0 \mathrm{~V}$, sweep comparator threshold to determine the uncertainty band |
| Programmable Hysteresis |  | 200 |  | mV | $\mathrm{C}_{\text {B }}$ |  |
| Hysteresis Resolution |  | 4 |  | Bits | D |  |
| Common-Mode Rejection Ratio (CMRR) | -1.0 |  | +1.0 | $\mathrm{mV} / \mathrm{V}$ | P | $\Delta$ Offset measured at $\mathrm{V}_{\mathrm{CM}}=-1.5 \mathrm{~V}$ and $+4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DM}}=0.0 \mathrm{~V}$ |
| DC PSR |  | $\pm 5$ |  | $\mathrm{mV} / \mathrm{V}$ | $C_{T}$ | $\Delta$ Offset measured at $\mathrm{V}_{\mathrm{CM}}=0.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DM}}=$ calibration points DAC Code 0x2666 (-1.0 V) and DAC Code 0x5999 (1.0 V) |
| AC SPECIFICATIONS |  |  |  |  |  | All ac tests are performed after dc levels calibration; input transition time $=50$ ps 20\% to $80 \%$; outputs terminated $50 \Omega$ to VTTCx, comparator CLC set to $1 / 4$ scale (010) |
| Propagation Delay |  | 580 |  | ps | $\mathrm{C}_{\text {B }}$ | $\mathrm{V}_{\text {DUTO }}=0.0 \mathrm{~V}, \mathrm{~V}_{\text {DUT1 }}=-0.5 \mathrm{~V}$ to +0.5 V swing, drive termination mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=$ 0.0 V , repeat with VDUTx inputs reversed |
| Propagation Delay TC |  | 2 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ | $\mathrm{V}_{\text {DUT0 }}=0.0 \mathrm{~V}, \mathrm{~V}_{\text {DUT1 }}=-0.5 \mathrm{~V}$ to +0.5 V swing, drive termination mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=$ 0.0 V , repeat with VDUTx inputs reversed |
| Propagation Delay Matching High Transition to Low Transition |  | 15 |  | ps | $\mathrm{C}_{\text {B }}$ | $\mathrm{V}_{\text {DUTO }}=0.0 \mathrm{~V}, \mathrm{~V}_{\text {DUT1 }}=-0.5 \mathrm{~V}$ to +0.5 V swing, drive termination mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=$ 0.0 V , repeat with VDUTx inputs reversed |
| Propagation Delay Matching High to Low Comparator |  | 15 |  | ps | $\mathrm{C}_{\text {B }}$ | $\mathrm{V}_{\text {DUTO }}=0.0 \mathrm{~V}, \mathrm{~V}_{\text {DUT1 }}=-0.5 \mathrm{~V}$ to +0.5 V swing, drive termination mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=$ 0.0 V , repeat with VDUTx inputs reversed |
| Propagation Delay Dispersion |  |  |  |  |  | $\mathrm{V}_{\text {DUT0 }}=0.0 \mathrm{~V}, \mathrm{VIT}=0.0 \mathrm{~V}$, drive termination mode, repeat with VDUTx inputs reversed |
| Slew Rate: 400 ps vs. 1 ns (20\% to 80\%) |  | 30 |  | ps | $C_{B}$ | $\mathrm{V}_{\text {Dut } 1}=-0.5 \mathrm{~V}$ to +0.5 V swing, comparator threshold $=0.0 \mathrm{~V}$ |
| Overdrive: 250 mV vs. 750 mV |  | 25 |  | ps | $\mathrm{C}_{\text {B }}$ | For $250 \mathrm{mV}: \mathrm{V}_{\text {Dut } 1}=0.0 \mathrm{~V}$ to 0.5 V swing; for $750 \mathrm{mV}: \mathrm{V}_{\text {DUT } 1}=$ 0.0 V to 1.0 V swing, comparator threshold $=-0.25 \mathrm{~V}$, repeat with VDUTx inputs reversed with comparator threshold $=+0.25 \mathrm{~V}$ |
| 1.0 V Pulse Width: 0.7 ns, $1.0 \mathrm{~ns}, 5.0 \mathrm{~ns}, 10 \mathrm{~ns}$ |  | 25 |  | ps | $\mathrm{C}_{\text {B }}$ | $V_{\text {Dut1 }}=-0.5 \mathrm{~V}$ to +0.5 V swing, 32 MHz , comparator threshold $=0.0 \mathrm{~V}$ |
| 0.5 V Pulse Width: 0.6 ns, $1.0 \mathrm{~ns}, 5.0 \mathrm{~ns}, 10 \mathrm{~ns}$ |  | 25 |  | ps | $\mathrm{C}_{\text {B }}$ | $V_{\text {dut1 }}=-0.25 \mathrm{~V}$ to +0.25 V swing, 32 MHz , comparator threshold $=0.0 \mathrm{~V}$ |

ADATE320

| Parameter | Min | Typ $\quad$ Max | Unit | Test <br> Level | Test Conditions $/$ Comments |
| :---: | :---: | :---: | :--- | :--- | :--- |

## ACTIVE LOAD SPECIFICATIONS

Table 6.

| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  | Load in active on state, RCVx active |
| Input Characteristics |  |  |  |  |  |  |
| Active Load Commutation Voltage (VCOMx) Range | -1.5 |  | +4.5 | V | D | $1 \mathrm{OHx}=\mathrm{IOLx}=1 \mathrm{~mA}, \mathrm{VDUT} \times$ open circuit |
| VCOMx Offset | -200 |  | +200 | mV | P | Measured at DAC Code $0 \times 4000(0.0 \mathrm{~V})$, uncalibrated |
| VCOMx Offset TC |  | $\pm 100$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\text {T }}$ |  |
| VCOMx Gain | 1.0 |  | 1.1 | V/V | P | Gain derived from measurements at DAC Code 0x4000 ( 0.0 V ) and DAC Code $0 \times 8 \mathrm{CCC}$ ( 3.0 V ) |
| VCOMx Gain TC |  | $\pm 20$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| VCOMx Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| VCOMx DNL |  | $\pm 250$ |  | $\mu \mathrm{V}$ | $C_{T}$ | $\mathrm{IOHx}=\mathrm{IOLx}=12.5 \mathrm{~mA}$, after two-point gain/offset calibration; measured over VCOMx range -1.5 V to +4.5 V ; calibration points DAC Code 0x4000 (0.0 V) and DAC Code 0x8CCC (3.0 V) |
| VCOMx INL |  |  |  |  |  | $1 O H x=I O L x=12.5 \mathrm{~mA}$; after two-point gain/offset calibration; calibration points DAC Code 0x4000 ( 0.0 V ) and DAC Code 0x8CCC (3.0 V) |
| Focused Range | -5 |  | +5 | mV | P | Measured over VCOMx range of -0.5 V to +3.5 V |
| Full Range | -10 |  | +10 | mV | P | Measured over VCOMx range of -1.5 V to +4.5 V |
| DUTGND Voltage Accuracy | -5 | $\pm 1$ | +5 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range; measured over -0.5 V to +3.5 V focused VCOMx range |
| Output Characteristics |  |  |  |  |  |  |
| Maximum Source Current (IOLx) | 25 |  |  | mA | D | $V_{\text {DUTx }} \leq 3.5 \mathrm{~V}$ (a compliance limit is set by a $50 \Omega$ internal resistor as illustrated in Figure 142) |
| IOx Offset | -600.0 |  | +600.0 | $\mu \mathrm{A}$ | P | $1 \mathrm{OHx}=-2.5 \mathrm{~mA}, \mathrm{VCOMx}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {DUTx }}=0.0 \mathrm{~V}$; offset extrapolated from measurements at DAC Code 0x451F ( 1 mA ) and DAC Code 0xA666 ( 20 mA ) |
| IOLx Offset TC |  | $\pm 1$ |  | $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| IOLx Gain Error | 0 |  | +25 | $\%$ | P | $I O H x=-2.5 \mathrm{~mA}, \mathrm{VCOMx}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DUTx}}=0.0 \mathrm{~V}$; gain derived from measurements at DAC Code $0 \times 451 \mathrm{~F}$ ( 1 mA ) and DAC Code 0xA666 $(20 \mathrm{~mA})$; based on an ideal dc transfer function |
| IOLx Gain TC |  | $\pm 100$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |


| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOLx Resolution | $-100$ | 763 | +100 | nA | D |  |
| IOLx DNL |  | $\pm 1.25$ |  | $\mu \mathrm{A}$ | $\mathrm{C}_{T}$ | $I O H x=-2.5 \mathrm{~mA}, \mathrm{VCOMx}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DUT}}=0.0 \mathrm{~V}$; after two-point gain/offset calibration; measured over IOLx range 0 mA to 25 mA ; calibrated at DAC Code $0 \times 451 \mathrm{~F}(1 \mathrm{~mA})$ and DAC Code 0xA666 ( 20 mA ) |
| IOLx INL |  |  |  | $\mu \mathrm{A}$ | P | $I O H x=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {DUTx }}=0.0 \mathrm{~V}$, after two-point gain/offset calibration |
| IOLx 90\% Commutation <br> Voltage |  | 0.25 | 0.4 | V | P | $\mathrm{IOHx}=\mathrm{IOLx}=25 \mathrm{~mA}, \mathrm{VCOM}=2.0 \mathrm{~V}$, measure IOLx reference at $\mathrm{V}_{\text {DUTx }}=-1.0 \mathrm{~V}$, measure IOLx current at $V_{\text {DUTx }}=1.6 \mathrm{~V}$, check $>90 \%$ of reference current |
|  |  | 0.1 |  | V | $\mathrm{C}_{T}$ | $I O H x=I O L x=1 \mathrm{~mA}, \mathrm{VCOM}=2.0 \mathrm{~V}$, measure IOLx reference at $\mathrm{V}_{\text {DUTx }}=-1.0 \mathrm{~V}$, measure IOLx current at $V_{\text {DUTX }}=1.9 \mathrm{~V}$, check $>90 \%$ of reference current |
| Maximum Sink Current ( IOHx ) | 25 |  |  | mA | D | $V_{\text {DUTx }} \geq-0.5 \mathrm{~V}$ (a compliance limit is set by a $50 \Omega$ internal resistor as illustrated in Figure 142) |
| 1 OHx Offset | $-600.0$ |  | $+600.0$ | $\mu \mathrm{A}$ | P | $\mathrm{IOLx}=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {DUTx }}=3.0 \mathrm{~V}$, offset extrapolated from measurements at DAC Code 0x451F ( 1 mA ) and DAC Code 0xA666 ( 20 mA ) |
| IOHx Offset TC |  | $\pm 1$ |  | $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| 1 HHx Gain Error | 0 |  | +25 | \% | P | $\mathrm{IOLx}=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {DUTx }}=3.0 \mathrm{~V}$, gain derived from measurements at DAC Code $0 \times 451 \mathrm{~F}$ ( 1 mA ) and DAC Code 0xA666 ( 20 mA ); based on an ideal DAC transfer function |
| 1 OHx Gain TC |  | $\pm 100$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| 1 OHx Resolution |  | 763 |  | nA | D |  |
| 1 OHx DNL |  | $\pm 1.25$ |  | $\mu \mathrm{A}$ | $\mathrm{C}_{T}$ | $\mathrm{IOLx}=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {DUTx }}=3.0 \mathrm{~V}$, after two-point gain/offset calibration; measured over IOHx range of 0 mA to 25 mA ; calibrated at DAC Code 0x451F (1 mA) and DAC Code 0xA666 ( 20 mA ) |
| 1 OHx INL | -100 |  | $+100$ | $\mu \mathrm{A}$ | P | IOLx $=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {Dutx }}=3.0 \mathrm{~V}$, after two-point gain/offset calibration |
| IOHx 90\% Commutation <br> Voltage |  | 0.25 | 0.4 | V | P | $\mathrm{IOHx}=\mathrm{IOLx}=25 \mathrm{~mA}, \mathrm{VCOM}=2.0 \mathrm{~V}$, measure IOHx reference at $\mathrm{V}_{\text {Dut }}=4.0 \mathrm{~V}$, measure IOHx current at $V_{\text {DUTx }}=2.4 \mathrm{~V}$, ensure $>90 \%$ of reference current |
|  |  | 0.1 |  | V | $\mathrm{C}_{T}$ | $\mathrm{IOHx}=\mathrm{IOLx}=1 \mathrm{~mA}, \mathrm{VCOM}=2.0 \mathrm{~V}$, measure $\mathrm{IOH} x$ reference at $\mathrm{V}_{\text {DUTx }}=4.0 \mathrm{~V}$, measure IOHx current at $V_{\text {DUTx }}=2.1 \mathrm{~V}_{\text {DUTx }}$, ensure $>90 \%$ of reference current |
| AC SPECIFICATIONS |  |  |  |  |  | All ac measurements are performed after dc calibration unless noted, load active on |
| Dynamic Performance |  |  |  |  |  | Toggle RCVx; DUTx terminated $50 \Omega$ to 0.0 V ; IOLx = $\mathrm{IOHx}=20 \mathrm{~mA}, \mathrm{VIH}=\mathrm{VIL}=0.0 \mathrm{~V} ; \mathrm{VCOM}=+1.5 \mathrm{~V}$ for IOLx and -1.5 V for IOHx |
| Propagation Delay, Load Active On to Load Active Off |  | 1.7 |  | ns | $\mathrm{C}_{\text {B }}$ | Measured from zero crossing of $R C V x-\overline{R C V x}$ to $50 \%$ of final output value; repeat for drive low and drive high |
| Propagation Delay, Load Active Off to Load Active On |  | 2.9 |  | ns | $\mathrm{C}_{\mathrm{B}}$ | Measured from zero crossing of $R C V x-\overline{R C V x}$ to $50 \%$ of final output value; repeat for drive low and drive high |
| Propagation Delay Matching |  | 1.2 |  | ns | $\mathrm{C}_{\mathrm{B}}$ | Active on vs. active off; repeat for drive low and drive high |
| Load Spike |  | 140 |  | mV | $\mathrm{C}_{\text {B }}$ | Repeat for drive low and drive high |
| Settling Time to Within 5\% |  | 2.5 |  | ns | $\mathrm{C}_{\text {B }}$ | Measured from output crossing 50\% final value to output within $5 \%$ final value |

## PPMU SPECIFICATIONS

PPMU enabled in force voltage mode unless noted.
Table 7.

| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FORCE VOLTAGE (FV) |  |  |  |  |  |  |
| Current Range A | -40 |  | +40 | mA | D |  |
| Current Range B | -1 |  | +1 | mA | D |  |
| Current Range C | -100 |  | +100 | $\mu \mathrm{A}$ | D |  |
| Current Range D | -10 |  | +10 | $\mu \mathrm{A}$ | D |  |
| Current Range E | -2 |  | +2 | $\mu \mathrm{A}$ | D |  |
| FV Range at Output, Range A | -1.0 |  | +4.0 | V | D | Output range for full-scale source/sink |
|  | -1.5 |  | +4.5 | V | D | Output range for $\pm 25 \mathrm{~mA}$ or less |
| FV Range at Output, Range B, Range C, Range D, and Range E | -1.5 |  | +4.5 | V | D | Output range for full-scale source/sink |
| FV Offset, Range C | -100 |  | +100 | mV | P | Measured at DAC Code 0x4000 (0.0 V) in Range C |
| FV Offset, All Ranges |  | $\pm 30$ |  | mV | $\mathrm{C}_{\text {T }}$ | Measured at DAC Code $0 \times 4000$ ( 0.0 V ) applies to all other ranges |
| FV Offset TC, All Ranges |  | $\pm 100$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ | Measured at DAC Code 0x4000 (0.0 V) |
| FV Gain, Range C | 1.0 |  | 1.1 | V/V | P | Gain derived from measurements at DAC Code 0x4000 ( 0.0 V ) and DAC Code 0x8CCC (3.0 V); based on an ideal DAC transfer function |
| FV Gain, All Ranges |  | 1.05 |  | V/V | $C_{T}$ | Gain derived from measurements at DAC Code 0x4000 ( 0.0 V ) and DAC Code 0x8CCC (3.0 V); based on an ideal DAC transfer function |
| FV Gain TC, All Ranges |  | $\pm 10$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ | Gain derived from measurements at DAC Code 0x4000 (0.0V) and DAC Code 0x8CCC (3.0 V) |
| FV INL |  |  |  |  |  |  |
| Range A |  | $\pm 1.5$ |  | mV | $\mathrm{C}_{\text {T }}$ | After two-point gain/offset calibration, output range of -1.5 V to +4.5 V ; calibration points DAC Code $0 \times 4000(0.0 \mathrm{~V})$ and DAC Code 0x8CCC (3.0 V), PPMU Current Range A |
| Range C, Focused Range | -1.7 |  | +1.7 | mV | P | After two-point gain/offset calibration, output range of -0.5 V to +3.5 V ; calibration points DAC Code $0 \times 4000$ ( 0.0 V ) and DAC Code 0x8CCC (3.0 V) |
| Range C, Full Range | -5 |  | +5 | mV | P | After two-point gain/offset calibration, output range of -1.5 V to +4.5 V ; calibration points DAC Code $0 \times 4000(0.0 \mathrm{~V})$ and DAC Code 0x8CCC (3.0 V) |
| Range B, Range D, and Range E |  | $\pm 1.0$ |  | mV | $\mathrm{C}_{T}$ | After two-point gain/offset calibration, output range of -1.5 V to +4.5 V ; calibration points DAC Code $0 \times 4000(0.0 \mathrm{~V})$ and DAC Code 0x8CCC (3.0 V) |
| FV Compliance vs. Source/Sink Current, Range A ( $\pm 40 \mathrm{~mA}$ ) |  | $\pm 1$ |  | mV | $C_{T}$ | Force -1.0 V ; measure voltage while sinking 0.0 mA and full-scale current; measure $\Delta \mathrm{V}$; force 4.0 V ; measure voltage while sourcing 0.0 mA and full-scale current; measure $\Delta \mathrm{V}$ |
| FV Compliance vs. Source/Sink Current, Range A ( $\pm 25 \mathrm{~mA}$ ) |  | $\pm 1$ |  | mV | $\mathrm{C}_{\text {T }}$ | Force -1.5 V ; measure voltage while sinking 0.0 mA and 25 mA ; measure $\Delta \mathrm{V}$; force 4.5 V ; measure voltage while sourcing 0.0 mA and 25 mA ; measure $\Delta V$ |



ADATE320

| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MEASURE VOLTAGE (MV) |  |  |  |  |  | PPMU enabled, force voltage/measure voltage (FVMV) |
| Range | -1.5 |  | +4.5 | V | D |  |
| Offset | -25 |  | +25 | mV | P | Range $B, V_{D U T x}=0.0 \mathrm{~V}$, offset $=($ PPMU_Mx$V_{\text {DuTx }}$ ) |
| Offset TC |  | $\pm 50$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\text {T }}$ |  |
| Gain | 0.98 |  | 1.02 | V/V | P | Range B, derived from measurements at $\mathrm{V}_{\text {DUTX }}=0.0 \mathrm{~V}$ and 3.0 V |
| Gain TC |  | $\pm 5$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\text {T }}$ |  |
| INL | -1.7 |  | +1.7 | mV | P | Range B, measured over -1.5 V to +4.5 V |
| MEASURE CURRENT (MI) |  |  |  |  |  | PPMU enabled in FIMI |
| DUTx Pin Voltage Range |  |  |  |  |  | Full-scale source and sink current |
| Range A | -1.0 |  | +4.0 | V | D |  |
| Range B, Range C, Range D, and Range E | -1.5 |  | +4.5 | V | D |  |
| Zero-Current Offset |  |  |  |  |  |  |
| Range B | -4 |  | +4 | \%FSR | P | Interpolated from measurements sourcing and sinking $80 \%$ FS current each range; for example, $2 \%$ FSR is $40 \mu \mathrm{~A}$ in Range B |
| All Ranges |  | $\pm 0.5$ |  | \%FSR | $C_{T}$ |  |
| Zero-Current Offset TC |  |  |  |  |  |  |
| Range A |  | $\pm 0.01$ |  | \%FSR/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Range B, Range C, and Range D |  | $\pm 0.01$ |  | \%FSR/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Range E |  | $\pm 0.02$ |  | \%FSR/ ${ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| Gain Error |  |  |  |  |  | Derived from measurements sourcing and sinking 80\% FS current |
| Range B | -30 |  | +5 | \% | P |  |
| All Ranges |  | -10 |  | \% | $C_{T}$ |  |
| Gain TC |  |  |  |  |  |  |
| Range A |  | $\pm 50$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| Range B, Range C, and Range D |  | $\pm 50$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Range E |  | $\pm 50$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| INL |  |  |  |  |  | After two-point gain/offset calibration at $\pm 80 \%$ FS current |
| Range A |  | $\pm 0.02$ |  | \%FSR | $C_{T}$ | Measured over FSR output of -40 mA to $+40 \mathrm{~mA}$ |
| Range B | -0.02 |  | +0.02 | \%FSR | P | Measured over FSR output of -1 mA to +1 mA |
| Range C, Range D, and Range E |  | $\pm 0.01$ |  | \%FSR | $\mathrm{C}_{T}$ | Measured over FSR output of Range C, Range D, and Range E |
| DUTx Pin Voltage Rejection | -1.3 |  | +1.3 | $\mu \mathrm{A}$ | P | Range B, FVMI, force -1.0 V and +4.0 V into 0.5 mA load, measure $\Delta \mathrm{l}$ reported at PPMU_Mx pin |
| DUTGND Voltage Accuracy | -5 | $\pm 1$ | +5 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range |
| MEASURE PIN DC CHARACTERISTICS |  |  |  |  |  |  |
| Output Range | -1.5 |  | +5.0 | V | D |  |
| Output Impedance |  |  | 200 | $\Omega$ | P | PPMU enabled in FVMV, source resistance: PPMU force 4.5 V into $0.0 \mathrm{~mA},-1.0 \mathrm{~mA}$, sink resistance: PPMU force -1.5 V into 0.0 mA , 1.0 mA , resistance $=\Delta \mathrm{V} / \Delta \mathrm{I}$ at PPMU_Mx pin |
| Output Leakage Current When Tristated | -1 |  | +1 | $\mu \mathrm{A}$ | P | Tested at -1.7 V and +5.2 V |
| Output Short Circuit Current | -10 |  | +10 | mA | P | PPMU enabled in FVMV, source: PPMU force +4.5 V , PPMU_Mx $=-1.5 \mathrm{~V}$, sink: PPMU force -1.5 V , PPMU_Mx $=5.0 \mathrm{~V}$ |


| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PPMU_Mx Pin, Parasitic Output Capacitance |  |  | 2 | pF | S | Parasitic capacitance contributed by pin |
| PPMU_Mx Pin, External Load Capacitance | 100 |  |  | pF | S | External capacitance tolerated by pin (exceeding this value may cause instability) |
| PPMU VOLTAGE CLAMPS (FI) |  |  |  |  |  | PPMU enabled in FIMI, PPMU clamps enabled; clamp accuracy applies only when $\|\mathrm{PCHx}-\mathrm{PCLx}\| \geq 1.0 \mathrm{~V}$ |
| Low Voltage Clamp Range (PCLx) | -1.5 |  | +3.5 | V | D |  |
| High Voltage Clamp Range (PCHx) | -0.5 |  | +4.5 | V | D |  |
| Offset, Voltage Clamps (PCHx/PCLx) | -300 |  | +300 | mV | P | Range B, PPMU force $\pm 0.5 \mathrm{~mA}$ into open; PCHx measured at DAC Code $0 \times 4000$ ( 0.0 V ) with PCLx at DAC Code 0x0000 ( -2.5 V ); PCLx measured at DAC Code 0x4000 ( 0.0 V ) with PCHx at DAC Code 0xFFFF (+7.5 V) |
| Offset TC, Voltage Clamps (PCHx/PCLx) |  | $\pm 0.5$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| Gain, Voltage Clamps (PCHx/PCLx) | 1.0 |  | 1.1 | V/V | P | Range B, PPMU force $\pm 0.5 \mathrm{~mA}$ into open; PCHx gain derived from measurements at DAC Code 0x4000 ( 0.0 V ) and DAC Code 0x8CCC (3.0 V) with PCLx at DAC Code $0 \times 0000$ $(-2.5 \mathrm{~V})$; PCLx gain derived from measurements at DAC Code $0 \times 4000(0.0 \mathrm{~V})$ and DAC Code 0x8CCC ( 3.0 V ) with PCHx at DAC Code 0xFFFF (7.5 V) |
| Gain TC, Voltage Clamps (PCHx/PCLx) |  | $\pm 25$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| INL, Voltage Clamps (PCHx/PCLx) | -20 |  | +20 | mV | P | Range B, PPMU force $\pm 0.5 \mathrm{~mA}$ into open after two-point gain/offset calibration; measured over PPMU clamp functional range |
| Positive Voltage Clamp, Voltage Droop (Source) | -50 |  | +50 | mV | P | $\Delta \mathrm{V}$ at DUTx pin, Range $\mathrm{A}, \mathrm{PCHx}=+4.0 \mathrm{~V}$, PCLx $=-1.0 \mathrm{~V}$, PPMU force 5.0 mA and 40 mA into open circuit, calibrated |
| Negative Voltage Clamp, Voltage Droop (Sink) | -50 |  | +50 | mV | P | $\Delta \mathrm{V}$ at DUTx pin, Range $\mathrm{A}, \mathrm{PCHx}=+4.0 \mathrm{~V}$, PCLx $=-1.0 \mathrm{~V}, \mathrm{PPMU}$ force -5.0 mA and - 40 mA into open circuit, calibrated |
| DUTGND Voltage Accuracy | -5 | $\pm 1$ | +5 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range; measured at end points of clamp functional range |
| PPMU CURRENT CLAMPS (FV) |  |  |  |  |  | PPMU enabled in FVMV, dc accuracy of the current clamps only applies over the following conditions: $30 \% \mathrm{FS} \leq \mathrm{PCHx} \leq$ $100 \%$ FS or $-100 \%$ FS $\leq$ PCLx $\leq-30 \%$ FS |
| Functional Range |  |  |  |  |  |  |
| Low Current Clamp (PCLx) | -120 |  | -20 | \%FS | S | For example, $-120 \%$ FS in Range $A$ is -48 mA and $-20 \% \mathrm{FS}$ in Range A is -8 mA |
| High Current Clamp ( PCHx ) | 20 |  | 120 | \%FS | S | For example, $20 \%$ FS in Range A is 8 mA and $120 \%$ FS in Range A is 48 mA |
| DC Accuracy Range |  |  |  |  |  |  |
| Low Current Clamp (PCLx) | -100 |  | -30 | \%FS | D | For example, $-100 \%$ FS in Range A is -40 mA and $-30 \%$ FS in Range $A$ is -12 mA |
| High Current Clamp ( PCHx ) | 30 |  | 100 | \%FS | D | For example, $30 \%$ FS in Range A is 12 mA and $100 \% \mathrm{FS}$ in Range A is 40 mA |
| Static Current Limit, Source and Sink, All Ranges | $\pm 120$ | $\pm 140$ | $\pm 160$ | \%FS | P | PCLx at DAC Code 0x0000 ( -2.5 V ), PCHx at DAC Code 0xFFFF ( 7.5 V ), sink: force -1.5 V , short DUTx to 4.5 V , source: force 4.5 V , short DUTX to -1.5 V |
| Offset, Current Clamps (PCHx/PCLx) | -10 |  | +10 | \%FSR | P | All ranges; PPMU force $\pm 1.0 \mathrm{~V}$ into $0.0 \mathrm{~V}^{1}$ |
| Offset TC, Current Clamps $(\mathrm{PCH} x / \mathrm{PCLx})$ |  | $\pm 0.02$ |  | \%FSR/ $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\text {T }}$ | All ranges |



| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTERACTION AND CROSSTAL |  |  |  |  |  |  |
| Measure Voltage Channel to Channel Crosstalk |  | 10 |  | $\mu \mathrm{V}$ | $C_{T}$ | PPMU enabled in FIMV, Range B, channel under test: force 0.0 mA into 0.0 V ; other channel: force 0.0 mA into $\mathrm{V}_{\text {Duti; }}$ sweep $\mathrm{V}_{\text {DUTx }}$ from -1.5 V to +4.5 V ; measure $\Delta \mathrm{V}$ at PPMU_Mx under test |
| Measure Current Channel to Channel Crosstalk |  | 0.0001 |  | \%FSR | $\mathrm{C}_{T}$ | PPMU enabled in FVMI, Range B; channel under test: force 0.0 V into open circuit; other channel: force 0.0 V into $\mathrm{I}_{\text {Duti; }}$ sweep IDUTx from -1.0 mA to +1.0 mA ; measure $\Delta \mathrm{V}$ at PPMU_Mx under test |

${ }^{1}$ PCHx offset is derived from measurements at DAC Code $0 x A 000(3.75 \mathrm{~V}$ or $50 \% \mathrm{FS})$ and DAC Code $0 \times B 333(4.50 \mathrm{~V}$ or $80 \% \mathrm{FS})$, with PCLx at DAC Code $0 x 0000(-2.5 \mathrm{~V})$.
PCLx offset is derived from measurements at DAC Code $0 \times 6000(1.25 \mathrm{~V}$ or $-50 \% \mathrm{FS})$ and DAC Code $0 \times 4 C C C$ ( 0.50 V or $-80 \%$ FS), with PCHx at DAC Code $0 x F F F F(7.5 \mathrm{~V}$ ).
${ }^{2} \mathrm{PCHx}$ gain is derived from the measurements at DAC Code $0 \times A 000(3.75 \mathrm{~V}$ or $50 \% \mathrm{FS})$ and DAC Code $0 \times \mathrm{B} 333(4.50 \mathrm{~V}$ or $80 \% \mathrm{FS})$, with PCLx at DAC Code $0 \times 0000$ ( -2.5 V ). PCLx gain is derived from measurements at DAC Code $0 x 6000$ ( 1.25 V or $-50 \% \mathrm{FS}$ ) and DAC Code 0x4CCC ( 0.50 V or $-80 \% \mathrm{FS}$ ), with PCHx at DAC Code 0xFFFF (7.5 V). For example, the ideal gain is $\pm$ FS per 2.5 V in all ranges; in Range $B$, the ideal gain is $\pm 400 \mu \mathrm{~A} / \mathrm{V}$; therefore, $30 \%$ error is $\pm 520 \mu \mathrm{~A} / \mathrm{V}$.

## PPMU GO/NO-GO COMPARATORS SPECIFICATIONS

Table 8.

| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Compare Voltage Range | -1.5 |  | +5.0 | V | D |  |
| Input Offset Voltage | -250 |  | +250 | mV | P | Measured at DAC Code 0x4000 (0V) |
| Input Offset Voltage TC |  | $\pm 100$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| Gain | 1.0 |  | 1.1 | V/V | P | Gain derived from measurements at DAC Code $0 \times 4000$ ( 0.0 V ) and DAC Code 0x8CCC ( 3.0 V ) |
| Gain TC |  | $\pm 10$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\text {T }}$ | Gain derived from measurements at DAC Code 0x4000 ( 0.0 V ) and DAC Code 0x8CCC ( 3.0 V ) |
| Comparator Threshold Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| Comparator Threshold DNL |  | $\pm 250$ |  | $\mu \mathrm{V}$ | $\mathrm{C}_{\text {T }}$ | After two-point calibration; measured over $\mathrm{POHx} / \mathrm{POLx}$ range -1.5 V to +5.0 V ; calibration points DAC Code $0 \times 4000(0.0 \mathrm{~V})$ and DAC Code 0x8CCC (3.0 V) |
| Comparator Threshold INL | -7 |  | +7 | mV | P | After two-point calibration; measured over POHx/POLx range -1.5 V to +5.0 V ; calibration points DAC Code $0 \times 4000(0.0 \mathrm{~V})$ and DAC Code 0x8CCC (3.0 V) |
| DUTGND Voltage Accuracy | -5 | $\pm 1$ | +5 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range |

## PPMU EXTERNAL SENSE PINS SPECIFICATIONS

Table 9.

| Parameter | Min | Typ | Max | Unit | Test <br> Level | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| $\quad$ Voltage Range | -1.5 |  | +4.5 | V | D | PPMU input select, in all states |
| $\quad$ Leakage | -2 | 0.0 | +2 | nA | P | Tested at -1.5 V and +4.5 V |
| $\quad$ Maximum Load Capacitance | 2000 |  |  | pF | S | Capacitive load tolerated at DUTx sense pins |

## VREF, VREFGND, AND DUTGND REFERENCE INPUT PINS SPECIFICATIONS

Table 10.

| Parameter | Min | Typ | Max | Unit | Test <br> Level | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## TEMPERATURE MONITOR SPECIFICATIONS

Table 11.

| Parameter | Min | Typ | Max | Unit | Test <br> Level |
| :--- | :---: | :---: | :--- | :--- | :--- |
| Test Conditions/Comments |  |  |  |  |  |
| $\quad$ Temperature Sensor Gain |  | 10 | $\mathrm{mV} / \mathrm{K}$ | D | 3.00 V at room temperature, $300 \mathrm{~K}\left(23^{\circ} \mathrm{C}\right)$ |
| Temperature Sensor Accuracy | $\pm 10$ | ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{T}}$ | $20^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{C}}<80^{\circ} \mathrm{C}, \mathrm{V}_{\text {cCTHERM only }}(\mathrm{T} J=\mathrm{TC})$ |  |

## ALARM FUNCTIONS SPECIFICATIONS

Table 12.

| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Overvoltage Alarm High, OVDH |  |  |  |  |  |  |
| Functional Voltage Range | -1.0 |  | +5.0 | V | D | OVDL DAC set to DAC Code 0x0000 (-2.5 V) |
| Uncalibrated Error at -1.0V | -300 |  | +200 | mV | P | Includes 5\% uncalibrated gain $\pm 250 \mathrm{mV}$ offset |
| Uncalibrated Error at 5.0V | 0 |  | 500 | mV | P | Includes 5\% uncalibrated gain $\pm 250 \mathrm{mV}$ offset |
| Offset Voltage TC |  | $\pm 0.5$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Gain |  | 1.05 |  | V/V | $\mathrm{C}_{T}$ | Gain derived from measurements at DAC Code 0x4000 $(0.0 \mathrm{~V})$ and DAC Code $0 \times 8 \mathrm{CCC}(3.0 \mathrm{~V})$; based on an ideal DAC transfer function (see Table 24) |
| Hysteresis |  | 140 |  | mV | $C_{T}$ | Hysteresis is only applied coming out of alarm |
| Overvoltage Alarm Low, OVDL |  |  |  |  |  |  |
| Functional Voltage Range | -2.0 |  | +4.0 | V | D | OVDH DAC set to DAC Code 0xFFFF (7.5V) |
| Uncalibrated Error at -2.0V | -350 |  | +150 | mV | P | Includes 5\% uncalibrated gain $\pm 250 \mathrm{mV}$ offset |
| Uncalibrated Error at 4.0 V | -50 |  | +450 | mV | P | Includes 5\% uncalibrated gain $\pm 250 \mathrm{mV}$ offset |
| Offset Voltage TC |  | $\pm 0.5$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Gain |  | 1.05 |  | V/V | $\mathrm{C}_{T}$ | Gain derived from measurements at DAC Code $0 \times 4000$ ( 0.0 V ) and DAC Code 0x8CCC ( 3.0 V ); based on an ideal DAC transfer function (see Table 24) |
| Hysteresis |  | 140 |  | mV | $C_{T}$ | Hysteresis is only applied coming out of alarm |
| Thermal Alarm |  |  |  |  |  |  |
| Setpoint Error |  | $\pm 10$ |  | ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ | Relative to default alarm value, $\mathrm{T}^{\prime}=100^{\circ} \mathrm{C}$ |
| Thermal Hysteresis |  | 15 |  | ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |


| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { ALARM }}$ Output Characteristics Off State Leakage Maximum On Voltage at $200 \mu \mathrm{~A}$ |  | 10 0.1 | $\begin{aligned} & 500 \\ & 0.7 \end{aligned}$ | nA <br> V | P <br> P | Disable alarm, apply $\mathrm{V}_{\mathrm{DD}}$ to $\overline{\text { ALARM }}$ pin, and measure leakage current <br> $\overline{\text { ALARM }}$ pin asserted, force $200 \mu \mathrm{~A}$ into pin and measure voltage |
| AC SPECIFICATIONS <br> Propagation Delay |  | 0.5 |  | $\mu \mathrm{s}$ | Св | For OVDH: $\mathrm{V}_{\text {DUTx }}=0.0 \mathrm{~V}$ to 4.5 V step, $\mathrm{OVDH}=4.0 \mathrm{~V}$, OVDL $=-1.0 \mathrm{~V}$; for OVDL: $\mathrm{V}_{\text {Dutx }}=0.0 \mathrm{~V}$ to -1.5 V step, $\mathrm{OVDH}=4.0 \mathrm{~V}, \mathrm{OVDL}=-1.0 \mathrm{~V}$ |

## SERIAL PROGRAMMABLE INTERFACE (SPI) SPECIFICATIONS

Table 13.

| Parameter | Min | Typ | Max | Unit | Test Level | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Voltage |  |  |  |  |  | $\overline{\mathrm{RST}}, \overline{\mathrm{CS}}, \mathrm{SCLK}, \mathrm{SDI}$ |
| Logic High | $V_{\text {DD }}-0.7$ |  | $V_{D D}$ | V | $\mathrm{P}_{\mathrm{F}}$ |  |
| Logic Low | 0.0 |  | 0.7 | V | PF |  |
| Input Bias Current | -10 | 1 | +10 | $\mu \mathrm{A}$ | P | Tested at 0.0 V and $\mathrm{V}_{\mathrm{DD}} ; \overline{\mathrm{RST}}$ tested at $\mathrm{V}_{\mathrm{DD}} ; \overline{\mathrm{RST}}$ has an internal $50 \mathrm{k} \Omega$ pull-up to $\mathrm{V}_{\mathrm{DD}}$ |
| SCLK Crosstalk on DUTx Pin |  | 1 |  | mV | $C_{B}$ | DCL disabled, PPMU forcing 0.0V |
| Serial Output |  |  |  |  |  |  |
| Logic High | $V_{\text {DD }}-0.5$ |  | $V_{\text {DD }}$ | V | $\mathrm{P}_{\mathrm{F}}$ | SDO, sourcing 2 mA |
| Logic Low | 0.0 |  | 0.5 | V | PF | Sinking 2 mA |
| $\overline{\text { BUSY Output Characteristics }}$ |  |  |  |  |  | Open-drain output |
| Off State Leakage |  | 10 | 500 | nA | P | $\overline{B U S Y}$ pin not asserted, apply $V_{D D}$ to pin and measure leakage current |
| Maximum On Voltage at 2 mA |  | 0.01 | 0.7 | V | P | $\overline{\text { BUSY }}$ pin asserted, force 2 mA into pin and measure voltage |

## SPI TIMING SPECIFICATIONS

Table 14.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Level | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Operating Frequency | fcık |  | 50 |  | MHz | $\mathrm{P}_{\mathrm{F}}$ |  |
|  |  | 0.5 |  | 100 | MHz | S |  |
| SCLK High Time | ${ }_{\text {t }}^{\text {ch }}$ | 4.5 |  |  | ns | S |  |
| SCLK Low Time | tcl | 4.5 |  |  | ns | S |  |
| $\overline{\mathrm{CS}}$ to SCLK Setup at Assert | tcsas | 1.5 |  |  | ns | S | Setup time of $\overline{C S}$ assert to next rising edge of SCLK. |
| $\overline{\text { CS }}$ to SCLK Hold at Assert | tcsah | 1.5 |  |  | ns | S | Hold time of $\overline{C S}$ assert to next rising edge of SCLK. |
| $\overline{\mathrm{CS}}$ to SCLK Setup at Release | tcSRS | 1.5 |  |  | ns | S | Setup time of $\overline{C S}$ release to next rising edge of SCLK. |
| $\overline{\mathrm{CS}}$ to SCLK Hold at Release | tcser | 1.5 |  |  | ns | S | Hold time of $\overline{C S}$ release to next rising edge of SCLK. This parameter is only critical if the number of SCLK cycles from previous release of $\overline{\mathrm{CS}}$ is the minimum specified by the $\mathrm{t}_{\text {CSAM }}$ parameter. |
| $\overline{\mathrm{CS}}$ Assert to SDO Active | tcso | 0 |  | 4 | ns | S | Delay time from $\overline{\mathrm{CS}}$ assert to SDO active state. |
| $\overline{C S}$ Release to SDO High-Z | tcsz | 0 |  | 11 | ns | S | Delay from $\overline{\mathrm{CS}}$ release to SDO high-Z state, strongly influenced by external SDO pin loading. |
| $\overline{\text { CS }}$ Release to Next Assert | tcsam | 3 |  |  | Cycles | D | Minimum release time of $\overline{C S}$ between consecutive assertions of $\overline{\mathrm{CS}}$. This parameter is specified in units of SCLK cycles, more specifically in terms of rising edges of the SCLK input. |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Level | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDI to SCLK Setup | tbs | 3 |  |  | ns | S | Setup time of SDI data prior to next rising edge of SCLK. |
| SDI to SCLK Hold | toh | 4 |  |  | ns | S | Hold time of SDI data following previous rising edge of SCLK. |
| SCLK to Valid SDO | $\mathrm{t}_{\mathrm{D}}$ | 0 |  | 6 | ns | S | Propagation delay from rising edge of SCLK to valid SDO data. |
| $\overline{\text { BUSY }}$ Assert from $\overline{\mathrm{CS}} / \overline{\mathrm{RST}}$ | $t_{\text {busa }}$ | 0 |  | 6 | ns | S | Propagation delay from first rising SCLK following valid $\overline{C S}$ release (or $\overline{\mathrm{RST}}$ release in the case of hardware reset) to $\overline{\mathrm{BUSY}}$ assert. |
| $\overline{\text { BUSY }}$ Width Following $\overline{C S}$ | tbusw | 3 |  | 21 | Cycles | D | Delay time from first rising SCLK after valid $\overline{C S}$ release to $\overline{\text { BUSY }}$ release. Satisfies the requirements detailed in the SPI Clock Cycles and the $\overline{\text { BUSY }}$ Pin section, except following RST or software reset. |
| Following $\overline{\mathrm{RST}}$ |  | 744 |  |  | Cycles | D | Delay time from first rising SCLK after $\overline{\mathrm{RST}}$ release (or valid $\overline{\mathrm{CS}}$ release in the case of software reset) to $\overline{B U S Y}$ release. Satisfies the requirement of synchronous reset sequence detailed in the SPI Clock Cycles and the BUSY Pin section. |
| $\overline{\text { BUSY }}$ Release from SCLK | tbusk | 0 |  | 10 | ns | S | Propagation delay from qualifying SCLK edge to $\overline{\mathrm{BUSY}}$ release. |
| Width of $\overline{\text { RST }}$ Assert | $\mathrm{t}_{\text {RMIN }}$ | 5 |  |  | ns | S | Minimum width of asynchronous $\overline{\mathrm{RST}}$ assert, 5 pF external loading. |
| $\overline{\mathrm{RST}}$ to SCLK Setup at Assert | $\mathrm{t}_{\text {RS }}$ | 1.5 |  |  | ns | S | Minimum setup time of $\overline{\mathrm{RST}}$ release to next rising edge of SCLK. |
| SCLK Cycles per SPI Word | tspl | 29 |  |  | Cycles | D | Minimum number of SCLK rising edge cycles required per valid SPI operation, including the minimum tcsam requirement between consecutive $\overline{\mathrm{CS}}$ assertions. |
| Internal DAC Settling to Within $\pm 2 \mathrm{mV}$ from BUSY Release | $t_{\text {dac }}$ |  | 10 |  | $\mu \mathrm{s}$ | $\mathrm{C}_{\text {B }}$ | Settling time of internal analog DAC levels to within $\pm 2 \mathrm{mV}$. Settling time is relative to the release of $\overline{\mathrm{BUSY}}{ }^{1}$ |

${ }^{1}$ The overall settling time may be dominated by the characteristics of an analog block (such as the PPMU or driver) and its respective mode setting (such as Range A or Range B).

## SPI TIMING DIAGRAMS



Figure 2. SPI Detailed Read/Write Timing Diagram


Figure 3. SPI Write Instruction Timing Diagram


Figure 4. SPI Read Request Instruction Timing Diagram (Prior to Readout Instruction)


Figure 5. SPI Readout Instruction Timing Diagram (Subsequent to Read Request Instruction)


Figure 6. SPI Detailed Hardware Reset Timing Diagram


Figure 7. SPI Detailed Software Reset Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 15.

| Parameter | Rating |
| :---: | :---: |
| Supply Voltages |  |
| Positive Supply Voltage (Vcc to PGND) | -0.5 V to +9.0 V |
| Positive Supply Voltage (VDD to DGND) | -0.5 V to +2.2 V |
| Negative Supply Voltage (VEE to PGND) | -6.0 V to +0.5 V |
| Supply Voltage Difference ( $\mathrm{V}_{\text {cc }}$ to $\mathrm{V}_{\mathrm{EE}}$ ) | -1.0 V to +15.0 V |
| Reference Ground (DUTGND to AGND) | -0.5 V to +0.5 V |
| Supply Sequence or Dropout Condition | No limitations |
| Input/Output Voltages |  |
| Digital Input Voltage Range | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| VREF Input Voltage Range | -0.5 V to +3.5 V |
| VREFGND, DUTGND Input Voltage Range | -0.5 V to +0.5 V |
| DUTx Output Short-Circuit Voltage ${ }^{1}$ | -3.0 V to +6.0 V |
| High Speed Termination (VTTCx, VTTDx) Input Voltage Range | -0.5 V to +2.2 V |
| High Speed DATx/RCVx CommonMode Input Voltage Range ${ }^{2}$ | -0.5 V to +2.2 V |
| High Speed DATx/RCVx Differential Mode Input Voltage Range ${ }^{2}$ | -1.0 V to +1.0 V |
| High Speed CMPHx/CHPLx, PPMU_ CMPHx/PPMU_CMPLx Absolute Output Voltage Range | -0.5 V to +2.2 V |
| DUTx Input/Output Pin Current Limit DCL Maximum Short-Circuit Current ${ }^{3}$ | $\pm 120 \mathrm{~mA}$ |
| Operating Temperature, Junction | $125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| ${ }^{1} R_{L}=0 \Omega$, $V_{\text {DUTX }}$ continuous short-circuit condition (VIH, VIL, VIT), high-Z, VCOM, and all clamp modes. |  |
| ${ }^{2}$ DATx, $\overline{\text { DATx }}$, RCVx,$\overline{\mathrm{RCVx}}$, Rsoukce $=0 \Omega$, no pin to exceed either maximum common-mode input range or differential mode input range. |  |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL CHARACTERISTICS

$\theta_{\mathrm{JA}}$ is specified for the worst case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 16. Thermal Resistance

| Package Type | Airflow Velocity (m/sec) | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathbf{J c}}$ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| 84-Lead | $\mathrm{N} / \mathrm{A}^{1}$ | $\mathrm{~N} / \mathrm{A}^{1}$ | 3.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| LFCSP | 0 | 45 | $\mathrm{~N} / \mathrm{A}^{1}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 1 | 40 | $\mathrm{~N} / \mathrm{A}^{1}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 2 | 37 | $\mathrm{~N} / \mathrm{A}^{1}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ N/A means not applicable.

## EXPLANATION OF TEST LEVELS

D Definition.
$\mathrm{S} \quad$ Design verification simulation.
P $\quad 100 \%$ production tested.
$\mathrm{P}_{\mathrm{F}} \quad$ Functionally checked during production test.
$\mathrm{C}_{\mathrm{T}} \quad$ Characterized on tester.
$C_{B} \quad$ Characterized on bench.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## USER INFORMATION AND TRUTH TABLES

Table 17. Driver Truth Table ${ }^{1}$

| DRV Control Register |  |  |  | High Speed Inputs ${ }^{2}$ |  | Driver State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVE_ENABLE_x, Address 0x19, Bit 0 | DRIVE_FORCE_x, Address 0x19, Bit 1 | DRIVE_FORCE_STATE_x, Address 0x19, Bits[3:2] | DRIVE_VT_HIZ_x, Address 0x19, Bit 4 | DATx | RCVx |  |
| 0 | X | XX | X | X | X | Low leakage |
| 1 | 1 | 00 | X | X | X | Active VIL |
| 1 | 1 | 01 | X | X | X | Active VIH |
| 1 | 1 | 10 | X | X | X | Active high-Z |
| 1 | 1 | 11 | X | X | X | Active VIT |
| 1 | 0 | XX | 0 | X | 1 | Active high-Z |
| 1 | 0 | XX | 1 | x | 1 | Active VIT |
| 1 | 0 | XX | x | 0 | 0 | Active VIL |
| 1 | 0 | XX | X | 1 | 0 | Active VIH |

${ }^{1} \mathrm{X}$ means don't care.
${ }^{2}$ See Figure 139 for more detailed information about high speed DATx/RCVx input multiplexing.

Table 18. Comparator Truth Table

| DMC_ENABLE, Address $0 \times 1$ A, Bit 0 | Comparator State |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CMPHO | State | CMPLO | State | CMPH1 | State | CMPL1 | State |
| 0 | $\begin{aligned} & \text { V DUTO < VOHO } \\ & \text { VOHO < V VUTO } \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {DUTO }}<\mathrm{VOLO} \\ & \text { VOLO }<\mathrm{V}_{\text {DUTO }} \end{aligned}$ | $0$ | $\begin{aligned} & \mathrm{V}_{\text {Dut } 1}<\mathrm{VOH}_{1} \\ & \text { VOH } 1<\mathrm{V}_{\text {DUT1 }} \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { V DUT1 }^{<} \text {VOL1 } \\ & \text { VOL1 < V VUT1 } \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ |
| $1{ }^{1}$ |  | 0 1 | $\begin{aligned} & \mathrm{V}_{\text {DUTO }}-\mathrm{V}_{\text {DUT1 }}<\text { VOLO } \\ & \text { VOLO }<\mathrm{V}_{\text {DUTO }}-\mathrm{V}_{\text {DUTT }} \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}_{\text {DUT1 }}<\mathrm{VOH}_{1} \\ & \mathrm{VOH} 1<\mathrm{V}_{\text {DUT } 1} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {DUT1 }}<\mathrm{VOL}_{1} \\ & \text { VOL1 < V VUT1 } \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ |

${ }^{1}$ Note that the Channel 1 normal window comparator continues to function while the device is in differential compare mode, but at a greatly reduced bandwidth.

Table 19. Active Load Truth Table ${ }^{1}$

| LOAD/DRV Control Registers |  |  | High Speed Inputs ${ }^{2}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOAD_ENABLE_x, Address 0x1B, Bit 0 | LOAD_FORCE_x, Address 0x1B, Bit 1 | DRIVE_VT_HIZ_x, Address 0x19, Bit 4 | DATx | RCVx | Load State |
| 0 | X | X | X | X | Low leakage |
| 1 | 1 | X | X | X | Active on |
| 1 | 0 | X | X | 0 | Active off |
| 1 | 0 | 0 | X | 1 | Active on |
| 1 | 0 | 1 | X | 1 | Active off |

${ }^{1} \mathrm{X}$ means don't care.
${ }^{2}$ See Figure 139 for more detailed information about high speed DATx/RCVx input multiplexing.

Table 20. PPMU Go/No-Go Comparator Truth Table ${ }^{1}$

| PPMU Control Register |  | PPMU Go/No-Go Comparator State ${ }^{\mathbf{2}}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PPMU_ENABLE_x, Address 0x1C, Bit 0 | PPMU_STANDBY_x, Address 0x1C, Bit 1 | PPMU_CMPHx | State | PPMU_CMPLx | State |
| 0 | X | X | 0 | X | 0 |
| 1 | X | PPMUx MV/MI < POHx | 0 | PPMUx MV/MI < POLx | 0 |
| 1 | X | POHx < PPMUx MV/MI | 1 | POLx < PPMUx MV/MI | 1 |

[^0]Table 21. PPMU Measure Pin Truth Table ${ }^{1}$

| PPMU Control Register |  |  |  |  | PPMU_Mx, Pin State |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PPMU_ENABLE_X, Address 0x1C, Bit 0 | PPMU_STANDBY_x, Address 0x1C, Bit 1 | PPMU_MEAS_ENABLE_x, Address 0x1C, Bit 13 | PPMU_MEAS_SEL_X, Address 0x1C, Bit 14 | PPMU_MEAS_VI_x, Address 0x1C, Bit 6 |  |
| X | X | 0 | X | X | High-Z |
| 0 | X | 1 | 0 | X | Active MV |
| 0 | X | 1 | 1 | X | Active <br> VTHERM ${ }^{2}$ |
| 1 | $x$ | 1 | 0 | 0 | Active MV |
| 1 | $x$ | 1 | 0 | 1 | Active MI |
| 1 | x | 1 | 1 | x | Active <br> VTHERM ${ }^{2}$ |

[^1]
## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. $\mathrm{NC}=\mathrm{NO}$ CONNECT.
2. THE EXPOSED PAD IS INTERNALLY CONNECTED VIA A HIGH IMPEDANCE DIE ATTACHED TO VEE (SUBSTRATE).

Figure 8. Pin Configuration
Table 22. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 59 | DATO | Driver High Speed Data Input, Channel 0. |
| 58 | $\overline{\text { DAT0 }}$ | Driver High Speed Data Input Complement, Channel 0. |
| 57 | VTTDO | Driver High Speed Input Termination, Channel 0. |
| 55 | RCVO | Driver High Speed Receive Input, Channel 0. |
| 56 | $\overline{\mathrm{RCV} 0}$ | Driver High Speed Receive Input Complement, Channel 0. |
| 5 | DAT1 | Driver High Speed Data Input, Channel 1. |
| 6 | $\overline{\text { DAT1 }}$ | Driver High Speed Data Input Complement, Channel 1. |
| 7 | VTTD1 | Driver High Speed Input Termination, Channel 1. |
| 9 | RCV1 | Driver High Speed Receive Input, Channel 1. |
| 8 | $\overline{\mathrm{RCV} 1}$ | Driver High Speed Receive Input Complement, Channel 1. |
| 53 | CMPL0 | Comparator High Speed Output Low, Channel 0. |
| 52 | $\overline{\text { CMPLO }}$ | Comparator High Speed Output Low Complement, Channel 0. |
| 51 | VTTC0 | Comparator High Speed Output Termination, Channel 0. |
| 49 | CMPH0 | Comparator High Speed Output High, Channel 0. |
| 50 | $\overline{\text { CMPH0 }}$ | Comparator High Speed Output High Complement, Channel 0. |
| 11 | CMPL1 | Comparator High Speed Output Low, Channel 1. |
| 12 | $\overline{\text { CMPL1 }}$ | Comparator High Speed Output Low Complement, Channel 1. |
| 13 | VTTC1 | Comparator High Speed Output Termination, Channel 1. |
| 15 | CMPH1 | Comparator High Speed Output High, Channel 1. |
| 14 | CMPH1 | Comparator High Speed Output High Complement, Channel 1. |
| 61 | CFFAO | PPMU External Compensation Capacitor Pin A, Channel 0. |
| 62 | CFFBO | PPMU External Compensation Capacitor Pin B, Channel 0. |
| 65 | PPMU_S0 | PPMU External Sense Connect, Channel 0. |
| 41 | PPMU_M0 | PPMU Analog Measure Output, Channel 0. |
| 38 | PPMU_CMPLO | PPMU Go/No-Go Comparator Output Low, Channel 0. |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 39 | PPMU_CMPH0 | PPMU Go/No-Go Comparator Output High, Channel 0. |
| 3 | CFFA1 | PPMU External Compensation Capacitor Pin A, Channel 1. |
| 2 | CFFB1 | PPMU External Compensation Capacitor Pin B, Channel 1. |
| 83 | PPMU_S1 | PPMU External Sense Connect, Channel 1. |
| 23 | PPMU_M1 | PPMU Analog Measure Output, Channel 1. |
| 26 | PPMU_CMPL1 | PPMU Go/No-Go Comparator Output Low, Channel 1. |
| 25 | PPMU_CMPH1 | PPMU Go/No-Go Comparator Output High, Channel 1. |
| 34 | $\overline{\mathrm{RST}}$ | Reset Input (Active Low). |
| 32 | SCLK | Serial Programmable Interface (SPI) Clock Input. |
| 30 | $\overline{C S}$ | Serial Programmable Interface (SPI) Chip Select Input (Active Low). |
| 33 | SDI | Serial Programmable Interface (SPI) Serial Data Input. |
| 31 | SDO | Serial Programmable Interface (SPI) Serial Data Output. |
| 29 | $\overline{\text { ALARM }}$ | Fault Alarm Open-Drain Output (Open-Collector, Active Low). |
| 35 | $\overline{\text { BUSY }}$ | Serial Programmable Interface (SPI) Busy Output (Open-Collector, Active Low). |
| 19 | VREF | DAC Precision 2.500 V Reference Input. |
| 20 | VREFGND | DAC Precision 0.000 V Reference Input. |
| 24 | DUTGND | DUT Ground Sense Input. |
| 68 | DUT0 | DUT Pin, Channel 0. |
| 80 | DUT1 | DUT Pin, Channel 1. |
| 45 | VCCTHERM | Temperature Sensor VCC Supply (8.0 V). |
| 44 | VTHERM | Temperature Sensor Analog Output. |
| 16, 48, 66, 67, 72, 76, 81, 82 | VCC, VCCD0, VCCD1 | Analog Supply ( 8.0 V ). |
| 27, 37 | VDD | Digital Supply (1.8 V). |
| 22, 42, 74 | AGND | Analog Ground (Quiet). |
| 28,36 | DGND | Digital Ground. |
| 4, 10, 18, 21, 43, 46, 54, 60, 71, 77 | PGND | Power Ground. |
| $17,47,64,69,70,73,75,78,79,84$ | VEE, VEEDO, VEED1 | Analog Supply ( -5.0 V ). |
| 1,63 | NC | No Connect. These pins can be grounded or left floating. |
|  | EP | Exposed Pad. The exposed pad is internally connected via a high impedance die attached to VEE (substrate). |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 9. DUTx Pin Leakage in High-Z Mode


Figure 10. DUTx Pin Leakage in Low Leakage Mode


Figure 11. Driver Output Resistance vs. Driver Output Current


Figure 12. DUTx Pin Time-Domain Reflectometry (TDR) Response


Figure 13. Driver Offset vs. Driver CLC Setting, 3-Bit Value


Figure 14. Driver VIH INL


Figure 15. Driver VIL INL


Figure 16. Driver VIT INL


Figure 17. Driver VIH Interaction Error vs. VIL Programmed DAC Voltage


Figure 18. Driver VIL Interaction Error vs. VIH Programmed DAC Voltage


Figure 19. Driver VIT Interaction Error vs. VIH Programmed DAC Voltage


Figure 20. Driver VIT Interaction Error vs. VIL Programmed DAC Voltage


Figure 21. Driver Output Current Limit, Sink


Figure 22. Driver Output Current Limit, Source


Figure 23. Driver Small Swing Response


Figure 24. Driver Large Swing Response


Figure 25. Driver 100 MHz Response, Small Swing


Figure 26. Driver 100 MHz Response, Large Swing


Figure 27. Driver 800 MHz Response, Small Swing


Figure 28. Driver 800 MHz Response, Large Swing


Figure 29. Driver 1.25 GHz Response, Small Swing


Figure 30. Driver 1.25 GHz Response, Large Swing


Figure 31. Driver VIL/VIH to/from VIT, VIH $=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}, \mathrm{VIT}=1.0 \mathrm{~V} ; 50 \Omega$ Terminated


Figure 32. Driver VIL/VIH to/from High-Z, VIH =1.0 V, VIL $=-1.0 \mathrm{~V} ; 50 \Omega$ Terminated


Figure 33. Driver to/from High-Z Transient Spike, VIH $=$ VIL $=0.0 \mathrm{~V} ; 50 \Omega$ Terminated


Figure 34. Driver Transition vs. CLC, VIH $=1.0 \mathrm{~V}$, VIL $=0.0 \mathrm{~V} ; 50 \Omega$ Terminated


Figure 35. Driver Pulse Width (Positive/Negative) Trailing Edge Timing Error, $\mathrm{VIH}=0.2 \mathrm{~V}, 0.5 \mathrm{~V} ; \mathrm{VIL}=0.0 \mathrm{~V} ; C L C=$ Midscale; $50 \Omega$ Terminated


Figure 36. Driver Pulse Width (Positive/Negative) Trailing Edge Timing Error, $\mathrm{VIH}=1.0 \mathrm{~V}, 2.0 \mathrm{~V} ; \mathrm{VIL}=0.0 \mathrm{~V} ; \mathrm{CLC}=$ Midscale; $50 \Omega$ Terminated


Figure 37. Driver Eye Diagram, 800 Mbps, PRBS31, VIH $=50 \mathrm{mV}, \mathrm{VIL}=0.0 \mathrm{~V}$; $50 \Omega$ Terminated


Figure 38. Driver Eye Diagram, 800 Mbps, PRBS31, VIH $=1.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$; $50 \Omega$ Terminated


Figure 39. Driver Eye Diagram, 2.5 Gbps, PRBS31, VIH $=50 \mathrm{mV}, \mathrm{VIL}=0.0 \mathrm{~V}$; $50 \Omega$ Terminated


Figure 40. Driver Eye Diagram, 2.5 Gbps, PRBS31, VIH $=1.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$; $50 \Omega$ Terminated


Figure 41. Driver Eye Diagram, 4.0 Gbps, PRBS31, VIH $=50 \mathrm{mV}, \mathrm{VIL}=0.0 \mathrm{~V}$; $50 \Omega$ Terminated


Figure 42. Driver Eye Diagram, 4.0 Gbps, PRBS31, VIH = 1.0 V, VIL $=0.0 \mathrm{~V}$; $50 \Omega$ Terminated


Figure 43. Reflection Clamp VCLx INL


Figure 44. Reflection Clamp VCHx INL


Figure 45. Reflection Clamp Current Limit, VCHx = 5.0 V, VCLx $=4.0 \mathrm{~V}$;
$V_{\text {DUTx }}$ Swept from -2.0 V to +5.0 V


Figure 46. Reflection Clamp Current Limit, $\mathrm{VCHx}=-1.0 \mathrm{~V}, \mathrm{VCLx}=-2.0 \mathrm{~V}$;
$V_{\text {Dutx }}$ Swept from -2.0 V to +5.0 V


Figure 47. Normal Window Comparator Threshold INL


Figure 48. Differential Mode Comparator Threshold INL


Figure 49. Differential Mode Comparator Common-Mode Rejection Error


Figure 50. Normal Window Comparator Offset Error vs. CLC Setting


Figure 51. Differential Mode Comparator Offset Error vs. CLC Setting


Figure 52. Normal Window Comparator Hysteresis vs. Programmed Hysteresis Value


Figure 53. Differential Mode Comparator Hysteresis vs. Programmed Hysteresis Value


Figure 54. Comparator CML Output Waveform (ADATE320)


Figure 55. Comparator CML Output Waveform (ADATE320-1)


Figure 56. Normal Window Comparator Propagation Delay vs. Input Rise Time, 1.0 V Input Swing


Figure 57. Normal Window Comparator Pulse Width (Positive/Negative) Trailing Edge Timing Error, 1.0 V Input Swing


Figure 58. Normal Window Comparator Equivalent Rise Time (ERT), 1.0 V Input Swing, 50 ps 20\% to 80\%; $50 \Omega$ Terminated


Figure 59. Normal Window Comparator Equivalent Fall Time (EFT), 1.0 V Input Swing, 50 ps 20\% to 80\%; $50 \Omega$ Terminated


Figure 60. Normal Window Comparator Eye Diagram, 800 Mbps, PRBS31, 1.0 V Input Swing; $50 \Omega$ Terminated


Figure 61. Normal Window Comparator Eye Diagram, 2.5 Gbps, PRBS31, 1.0 V Input Swing; $50 \Omega$ Terminated


Figure 62. Normal Window Comparator Eye Diagram, 4.0 Gbps, PRBS31, 1.0 V Input Swing; $50 \Omega$ Terminated


Figure 63. Differential Mode Comparator Eye Diagram, 800 Mbps, PRBS31, 1.0 V Input Swing; $50 \Omega$ Terminated


Figure 64. Differential Mode Comparator Eye Diagram, 2.5 Gbps, PRBS31, 1.0 V Input Swing; $50 \Omega$ Terminated


Figure 65. Differential Mode Comparator Eye Diagram, 4.0 Gbps, PRBS31, 1.0 V Input Swing; $50 \Omega$ Terminated


Figure 66. Active Load VCOM INL


Figure 67. Active Load IOHx/IOLx Transfer Function


Figure 68. Active Load IOHx INL


Figure 69. Active Load IOLx INL


Figure 70. Active Load Commutation Response, VCOM $=2.0 \mathrm{~V}$


Figure 71. Active Load to/from Driver Input/Output Spike, VIH $=$ VIL $=0.0 \mathrm{~V}$, $I O H x=I O L x=0.0 m A ; 50 \Omega$ Terminated


Figure 72. Active Load IOHx to/from Driver Transient Response, $\mathrm{VIH}=\mathrm{VIL}=0.0 \mathrm{~V}, I \mathrm{OH} x=I O L x=20 \mathrm{~mA} ; 50 \Omega$ Terminated


Figure 73. PPMU Force Voltage INL, All Ranges


Figure 74. PPMU Force Voltage Output Current Limit, Range A, FV = -1.5 V , $V_{\text {Dutx }}$ Swept -2.0 V to +5.0 V


Figure 75. PPMU Force Voltage Output Current Limit, Range A, FV $=4.5 \mathrm{~V}$, Voutx Swept -2.0 V to +5.0 V


Figure 76. PPMU Force Voltage Output Current Limit, Range E, FV $=-1.5 \mathrm{~V}$, $V_{\text {DUtx }}$ Swept -2.0 V to +5.0 V


Figure 77. PPMU Force Voltage Output Current Limit, Range E, FV=4.5 V, $V_{\text {DUTX }}$ Swept -2.0 V to +5.0 V


Figure 78. PPMU Force Voltage Compliance Error, Range A, FV $=-1.0 \mathrm{~V}$ vs. Output Current, Internal Sense


Figure 79. PPMU Force Voltage Compliance Error, Range A, FV $=4.0 \mathrm{~V}$ vs. Output Current (IDUTx), Internal Sense


Figure 80. PPMU Force Voltage Compliance Error, Range B, FV $=-1.5 \mathrm{~V}$ vs. Output Current(IDUTX), Internal Sense


Figure 81. PPMU Force Voltage Compliance Error, Range B, FV $=4.5 \mathrm{~V}$ vs.
Output Current (IDUTx), Internal Sense


Figure 82. PPMU Force Current INL, Range A


Figure 83. PPMU Force Current INL, Range B


Figure 84. PPMU Force Current INL, Range C


Figure 85. PPMU Force Current INL, Range D


Figure 86. PPMU Force Current INL, Range E


Figure 87. PPMU Force Current Compliance Error, Range A, FI = -40 mA vs.
Output Voltage (VDUTx)


Figure 88. PPMU Force Current Compliance Error, Range A, FI $=40 \mathrm{~mA}$ vs. Output Voltage (VDUTx)


Figure 89. PPMU Force Current Compliance Error, Range B, FI=-1 mA vs. Output Voltage (VDUTx


Figure 90. PPMU Force Current Compliance Error, Range $B, F I=1 \mathrm{~mA} v s$. Output Voltage (VDUTx)


Figure 91. PPMU Force Current Compliance Error, Range C, $F I=-100 \mu A$ vs. Output Voltage (VDUTx)


Figure 92. PPMU Force Current Compliance Error, Range C, FI=100 A vs. Output Voltage (VDIX)


Figure 93. PPMU Force Current Compliance Error, Range E, FI $=-2 \mu A$ vs.
Output Voltage (VDUTx)


Figure 94. PPMU Force Current Compliance Error, Range E, FI $=2 \mu \mathrm{~A}$ vs. Output Voltage (VDUTx)


Figure 95. PPMU Voltage Clamp PCLx INL


Figure 96. PPMU Voltage Clamp PCHx INL


Figure 97. PPMU Current Clamp PCLx INL, Range A


Figure 98. PPMU Current Clamp PCHx INL, Range A


Figure 99. PPMU Current Clamp PCLx INL, Range B


Figure 100. PPMU Current Clamp PCHx INL, Range B


Figure 101. PPMU Current Clamp PCLx INL, Range C


Figure 102. PPMU Current Clamp PCHx INL, Range C


Figure 103. PPMU Current Clamp PCLx INL, Range D


Figure 104. PPMU Current Clamp PCHx INL, Range D


Figure 105. PPMU Current Clamp PCLx INL, Range E


Figure 106. PPMU Current Clamp PCHx INL, Range E


Figure 107. PPMU Measure Voltage INL, Range B


Figure 108. PPMU Measure Current INL, Range B


Figure 109. PPMU Measure Current Common-Mode Rejection Error, Force Voltage Measure Current (FVMI), Source 0.5 mA


Figure 110. PPMU Force Voltage Transient Response, Range A, 0.0 V to 0.5 V , Uncalibrated, $C_{\text {LOAD }}=200 \mathrm{pF}$


Figure 111. PPMU Force Voltage Transient Response, Range B, 0.0 V to 0.5 V, Uncalibrated, CLOAD $=200 \mathrm{pF}$


Figure 112. PPMU Force Voltage Transient Response, Range C, 0.0 V to 0.5 V , Uncalibrated, C COAD $=200$ pF


Figure 113. PPMU Force Voltage Transient Response, Range A, 0.0 V to 0.5 V, Uncalibrated, C COAD $=2000$ pF


Figure 114. PPMU Force Voltage Transient Response, Range B, 0.0 V to 0.5 V , Uncalibrated, $C_{L O A D}=2000 \mathrm{pF}$


Figure 115. PPMU Force Voltage Transient Response, Range C, 0.0 V to 0.5 V , Uncalibrated, $C_{\text {LOAD }}=2000 \mathrm{pF}$


Figure 116. PPMU Force Voltage Transient Response, Range A, 0.0 V to 4.0 V, Uncalibrated, $C_{\text {LOAD }}=200 \mathrm{pF}$


Figure 117. PPMU Force Voltage Transient Response, Range B, 0.0 V to 4.0 V , Uncalibrated, C COAD $=200 \mathrm{pF}$


Figure 118. PPMU Force Voltage Transient Response, Range C, 0.0 V to 4.0 V , Uncalibrated, $C_{L O A D}=200 \mathrm{pF}$


Figure 119. PPMU Force Voltage Transient Response, Range A, 0.0 V to 4.0 V, Uncalibrated, $C_{\text {LOAD }}=2000 \mathrm{pF}$


Figure 120. PPMU Force Voltage Transient Response, Range B, 0.0 V to 4.0 V , Uncalibrated, $C_{L O A D}=2000 \mathrm{pF}$


Figure 121. PPMU Force Voltage Transient Response, Range C, 0.0 V to 4.0 V , Uncalibrated, $C_{L O A D}=2000$ pF


Figure 122. PPMU Force Current Transient Response, Range A, Full-Scale Transition, Uncalibrated, $C_{L O A D}=200 \mathrm{pF}, R_{\text {LOAD }}=127 \Omega$


Figure 123. PPMU Force Current Transient Response, Range B, Full-Scale Transition, Uncalibrated, $C_{L O A D}=200 \mathrm{pF}, R_{L O A D}=1.8 \mathrm{k} \Omega$


Figure 124. PPMU Force Current Transient Response, Range C, Full-Scale Transition, Uncalibrated, C COAD $=200 \mathrm{pF}, R_{\text {LOAD }}=18.5 \mathrm{k} \Omega$


Figure 125. PPMU Go/No-Go Comparator Threshold INL


Figure 126. Typical DUTGND Transfer Function Voltage Error, Drive Low, VIL $=0.0 \mathrm{~V}$

## THEORY OF OPERATION

## SERIAL PROGRAMMABLE INTERFACE (SPI)

## SPI Hardware Interconnect Details



Figure 127. Multiple SPI with a Shared SDO Line

## SPI Reset Sequence and the $\overline{\overline{R S T}}$ Pin

The internal state of the ADATE320 is indeterminate following power-up. For this reason, it is necessary to perform a valid hardware reset sequence as soon as the power supplies are stabilized. The ADATE320 provides an active low reset pin $(\overline{\mathrm{RST}})$ for this purpose. Asserting $\overline{\mathrm{RST}}$ asynchronously initiates a reset sequence. Furthermore, the $\overline{\mathrm{RST}}$ pin must be asserted before and during the power-up cycling sequence, and released only after all power supplies are guaranteed to be stable.
A soft reset sequence can also be initiated under SPI software control by writing to the SPI_RESET bit (see Figure 147). In the case of a soft reset, the sequence begins on the first rising edge of SCLK following the release of $\overline{\mathrm{CS}}$, subject to the normal setup and hold times. Certain actions occur immediately upon the initiation of the reset request, whereas other actions require several cycles of SCLK.
The following asynchronous actions occur immediately following the detection of the reset request, whether it was hardware $(\overline{\mathrm{RST}})$ or software (SPI) initiated:

- Assert open-drain $\overline{\text { BUSY }}$ pin
- Force all control registers to their default reset states as defined in Table 29
- Clear all calibration registers to their default reset states as defined in Table 29
- Override all DAC analog outputs and force dc levels to $V_{\text {DUtGND }}$, disable the driver and PPMU functions
- Enable active loads with IOHx = IOLx $=100 \mu \mathrm{~A}$, and soft connect DUTx pins to VCOM $=\mathrm{V}_{\text {dutgid }}$

The device remains in this static reset state indefinitely until the clocked portion of the sequence begins with either the first rising edge of SCLK following the release of $\overline{\mathrm{RST}}$ in the case of an asynchronous hardware reset, or the second rising edge of SCLK following the release of $\overline{\mathrm{CS}}$ in the case of a software SPI reset. Regardless of how the reset sequence was initiated, the clocked portion of the sequence requires 744 SCLK cycles to run through to completion, and the open-drain $\overline{\text { BUSY }}$ pin (if available) remains asserted until all clock cycles are received. The following actions occur during the clocked portion of the reset sequence:

- Complete initialization of internal SPI controller
- Write default values to appropriate DAC $\mathrm{X}_{2}$ registers
- Enable the thermal alarm with a $100^{\circ} \mathrm{C}$ threshold
- Disable the PPMU clamp and overvoltage detect (OVD) alarms

The 744 rising edges of SCLK release BUSY and start a self timed DAC deglitch period of approximately $3 \mu \mathrm{~s}$. DAC voltages begin to change as soon as the deglitch circuits time out. An additional $10 \mu \mathrm{~s}$ is required to settle to the final values. A full reset sequence thus requires approximately $30 \mu \mathrm{~s}$, comprising $16 \mu \mathrm{~s}$ ( $744 \mathrm{cycles} \times 20 \mathrm{~ns}$ ) for post reset initialization, $3 \mu \mathrm{~s}$ for DAC deglitch, and another $10 \mu \mathrm{~s}$ for DAC analog level settling.

## SPI Clock Cycles and the $\overline{B U S Y}$ Pin

The ADATE320 offers a digital $\overline{\text { BUSY }}$ output pin to indicate that the SPI controller requires more SCLK cycles to be input on the SCLK pin. The device may be operated without this pin, but care must be exercised to ensure that the required number of SCLK cycles are provided in each case to complete each SPI instruction.

After any valid SPI instruction is written to the ADATE320, the $\overline{\text { BUSY }}$ pin is asserted to indicate a busy status of the DAC update and calibration routines. The $\overline{\mathrm{BUSY}}$ pin is an open-drain output capable of sinking a minimum of 2 mA from the VDD supply. It is recommended to tie the $\overline{\text { BUSY }}$ pin to VDD with an external $1 \mathrm{k} \Omega$ pull-up resistor.
It is not a requirement to wait for release of $\overline{\mathrm{BUSY}}$ prior to a subsequent assertion of the $\overline{\mathrm{CS}}$ pin. As long as the minimum number of SCLK cycles following the previous release of $\overline{\mathrm{CS}}$ is met according to the $\mathrm{t}_{\text {CSAM }}$ parameter, the $\overline{\mathrm{CS}}$ pin can again be asserted for another SPI operation. With the one exception of recovery from a reset request (either by hardware assertion of $\overline{\mathrm{RST}}$ pin or software setting of the internal SPI_RESET control bit), there is no scenario in normal operation of the ADATE320 in which the user must wait for release of $\overline{\text { BUSY }}$ before asserting the $\overline{\mathrm{CS}}$ pin for a subsequent SPI operation. The only requirement on the assertion of $\overline{\mathrm{CS}}$ is that the $\mathrm{t}_{\text {CSAM }}$ parameter has been met as defined in Figure 2 and Table 13.

It is very important, however, that the SCLK pin continue to operate for as long as the $\overline{\mathrm{BUSY}}$ pin state remains active. This period of time is defined by the parameter trusw and is defined in Figure 2, Table 13, and Table 23. If the SCLK pin does not remain active for at least the number of cycles specified, operations pending to the internal processor may not fully complete. In such a case, a temporary malfunction of the ADATE320 may occur, or unexpected results may be obtained. After the device releases the $\overline{\text { BUSY }}$ pin (or the required minimum number of clock
cycles is satisfied), SCLK may again be stopped to prevent any unwanted digital noise from coupling into the analog functions. In every case (with no exception for reset recovery), it is the purpose of the $\overline{\mathrm{BUSY}}$ pin to notify the supervisory ASIC or FGPA that it is again safe to stop the SCLK signal. Running SCLK for extra periods when $\overline{B U S Y}$ is not active is never a problem except for the possibility of adding unwanted digital switching noise into analog functions.
The required length of the $\overline{B U S Y}$ period ( $\mathrm{t}_{\mathrm{Busw}}$ ) is variable depending on the particular preceding SPI instruction, but it is always deterministic. It depends only on factors such as whether the previous instruction involved a write to one or more DAC addresses, and, if so, how many channels were involved and whether calibration was enabled. Table 23 details the length of the $\mathrm{t}_{\text {busw }}$ requirement in units of rising edge SCLK cycles for each possible SPI instruction scenario, including recovery from a hardware $\overline{\mathrm{RST}}$ reset.

Because $t_{\text {busw }}$ is deterministic, it is therefore possible to predict in advance the minimum number of rising edge SCLK cycles that are required to complete any given SPI instruction, which makes it possible to operate the device without a need to monitor the $\overline{\text { BUSY }}$ pin. For applications in which it is neither possible nor desirable to monitor the pin, it is acceptable to use the deterministic information provided in Table 23 to guarantee the minimum number of cycles is provided. Either way, it is necessary to honor the minimum number of required rising edge SCLK cycles, as defined by $\mathrm{t}_{\text {busw }}$, following the release of $\overline{\mathrm{CS}}$ for each of the SPI instruction scenarios listed.

Table 23. $\overline{\text { BUSY }}$ Minimum SCLK Cycle Requirements

| SPI Instruction Type (Single- or Dual-Channel Operation) | Minimum trusw (SCLK Cycles) |
| :--- | :--- |
| Following Release of Asynchronous $\overline{\text { RST Reset Pin (Hardware Reset) }}$ | 744 |
| Following Assertion of the SPI_RESET Control Bit (Software Reset) | 744 |
| Write to No Operation (NOP) (Address 0x00, Address 0x20, Address 0x50, Address 0x60) | 3 |
| Write to a Valid Address That Is Not a DAC (Address > 0x10) | 3 |
| Write to Any DAC Except VILx or VIHx (Address 0x01 to Address 0x0F, Except Address 0x01 and | 18 |
| Address 0x03) | 21 |
| Write to VILx or VIHx DAC (Address 0x01 or Address 0x03) |  |

## SPI Read/Write Register Definition



Figure 128. SPI Word Definition

The ADATE320 is configured through a collection of 16-bit registers as defined in Table 29. Mode configuration, DAC level settings, calibration constants, and alarm flags status can all be controlled and monitored by accessing the respective registers.
Specific access to any 16 -bit register is made through a serial programmable interface (SPI). A single SPI control register is exposed to the user by this hardware SPI interface. The format of the SPI Control Register is illustrated in Figure 128. The SPI control register includes address and channel information, read/write direction, and a 16-bit data field. Any valid SPI write instruction cycle populates all these fields, and the ADATE320 subsequently operates on the addressed channel and register using the data provided. Any valid SPI read instruction cycle populates only the address and channel fields, and the ADATE320 makes the addressed register contents in the 16-bit data field available for subsequent readout at the SDO pin.
Detailed SPI timing diagrams for each read/write operation type are provided in Figure 2 through Figure 7. Respective dc and ac timing parameters are provided in Table 13 and Table 14, respectively.

A typical hardware wiring diagram for the SPI is illustrated in Figure 127.

## LEVEL SETTING DACS

## DAC Update Modes

The ADATE320 provides 32 16-bit integrated level setting DACs organized as two channel banks of 16 DACs each. The detailed mapping of each DAC register to each pin electronics function is shown in Table 29. Each DAC can be individually programmed by writing data to the respective SPI register address and channel.
The ADATE320 provides two methods for updating analog DAC levels: DAC immediate update mode and DAC deferred update
mode. At the release of the CS pin associated with any valid SPI write to a DAC address, the update of the analog levels can start immediately or can be deferred, depending on the state of the DAC_LOAD_MODE control bit in the DAC control register (see Figure 146). Initiation of the analog level update sequence (and triggering of the on-chip deglitch circuit) begins four SCLK cycles following the associated release of $\overline{\mathrm{CS}}$ pin. For the purpose of this data sheet, the analog level update sequence is assumed to start coincident with the release of $\overline{\mathrm{CS}}$. The DAC update mode can be selected independently for each channel bank.
If the DAC_LOAD_MODE control bit for a given channel bank is cleared, the DACs assigned to that channel bank are placed in the DAC immediate update mode. Writing to any DAC within that channel causes the corresponding analog levels to be updated immediately following the associated release of $\overline{\mathrm{CS}}$. Because all analog levels are updated on a per channel basis, any previously pending DAC writes queued to that channel (while in an earlier deferred update mode) are also updated at this time. This situation can arise if DAC writes are queued to the channel while in deferred update mode, and then the DAC_LOAD_MODE bit is subsequently changed to immediate update mode before writing to the respective DAC_LOAD control bit (see Figure 146). The queued data is not lost. Note that writing to the DAC_LOAD control bit has no effect while in immediate update mode.
If the DAC_LOAD_MODE control bit for a given channel is set, then the DACs assigned to that channel bank is in the deferred update mode. Writing to any DAC of that channel only queues the DAC data into that channel. The analog update of queued DAC levels is deferred until the respective DAC_LOAD control bit is set (see Figure 146). The DAC deferred update mode, in conjunction with the respective DAC_LOAD control bit, provides the means to queue all DAC level writes to a given channel bank before synchronously updating the analog levels with a single SPI command.

The OVDH and OVDL DAC levels do not fit neatly within a particular channel bank. However, they must be updated as a part of the channel bank to which they are assigned, as shown in Table 29.

The ADATE320 provides a feature in which a single SPI write operation can address two channels at one time. With this feature, a single SPI write operation can address corresponding DACs on both channels at the same time, even though the channels may be configured with different DAC update modes. In such a case, the device behaves as expected. For example, if both channels are in immediate update mode, the update of analog levels of both channel banks begins following the associated release of the $\overline{\mathrm{CS}}$ pin. If both channels are in deferred update mode, the update of analog levels is deferred for both channels until the corresponding DAC_ LOAD control bit is set. If one channel is in deferred update mode and the other is in immediate update mode, the deferred channel defers analog updates until the corresponding DAC_LOAD bit is written, and the immediate channel begins analog updates immediately following release of the $\overline{\mathrm{CS}}$ pin.
An on-chip deglitch circuit with a period of approximately $3 \mu \mathrm{~s}$ is provided to prevent DAC-to-DAC crosstalk within a channel whenever an analog update is processed. Each DAC channel
bank has its own dedicated deglitch circuitry, and each channel may therefore operate independently.
A deglitch circuit can be retriggered if an analog level update is initiated before a previous update operation on that channel completes. Analog transitions at the DAC outputs do not begin until after the deglitch circuit times out. Final settling to full precision requires an additional $7 \mu \mathrm{~s}$ beyond the end of the $3 \mu \mathrm{~s}$ deglitch interval. The total DAC settling time following the release of the associated $\overline{\mathrm{CS}}$ pin is approximately $10 \mu \mathrm{~s}$ maximum. Note that an extended retriggering sequence of the deglitch circuit on one channel may cause the apparent settling time of analog levels on that channel to appear delayed longer than the specified $10 \mu \mathrm{~s}$.
A typical DAC update sequence is illustrated in Figure 129. In this example, consecutive immediate mode DAC updates are written in direct succession. This example was chosen to illustrate what happens when a DAC update command is written before the previous update command finishes its deglitch and settling sequence.


Figure 129. SPI DAC Write Timing Diagram and Settling of DC Levels

## ADATE320

## DAC Levels and VTHERM Pin Transfer Function

Table 24. Detailed DAC Code to/from Voltage Level Transfer Functions

| Level | Programmable Range ( $0 \times 0000$ to 0xFFFF) | DAC-to-Level and Level-to-DAC Transfer Functions |
| :---: | :---: | :---: |
| VILx, VIHx, VITx/VCOMx, VOLx, VOHx, POLx, POHx, RCHx, RCLx, PCHx, PCLx , OVDHx, OVDLx, PPMUx (FV), PCHx (FI), PCLx (FI) | -2.5 V to +7.5 V | $\begin{aligned} & V_{\text {DUTX }}=\left(4 \times\left(\mathrm{DAC} / 2^{16}\right)-1\right) \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REGGND }}\right)+\mathrm{V}_{\text {DUTGND }} \\ & \text { DAC }=\left(\left(\mathrm{V}_{\text {DUTX }}-\mathrm{V}_{\text {DUTGND }}\right)+\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REGGND }}\right)\right) /\left(4 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REFGND }}\right)\right) \times 2^{16} \end{aligned}$ |
| IOHx, IOLx | -12.5 mA to +37.5 mA | $\begin{aligned} & \text { IDUTx }=\left(4 \times\left(\mathrm{DAC} / 2^{16}\right)-1\right) \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REGGND }}\right) \times(25 \mathrm{~mA} / 5) \\ & \mathrm{DAC}=\left((\text { loutx } \times(5 / 25 \mathrm{~mA}))+\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REFGND }}\right)\right) /\left(4 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REFGND }}\right)\right) \times 2^{16} \end{aligned}$ |
| PPMUx (FI, Range A), PCHx and PCLx (FV, Range A) | -80 mA to +80 mA | $\begin{aligned} & \text { IDUTx }=\left(4 \times\left(\mathrm{DAC} / 2^{16}\right)-2\right) \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REGGND }}\right) \times(80 \mathrm{~mA} / 5) \\ & \mathrm{DAC}=\left(\left(\mathrm{I}_{\text {dutx }} / 80 \mathrm{~mA} \times 5\right)+2 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REFGND }}\right)\right) /\left(4 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REEGND }}\right)\right) \times 2^{16} \end{aligned}$ |
| PPMUx (FI, Range B), PCHx and PCLx (FV, Range B) | -2 mA to +2 mA | $\begin{aligned} & I_{\text {DUTx }}=\left(4 \times\left(\mathrm{DAC} / 2^{16}\right)-2\right) \times\left(\mathrm{V}_{\text {REF }}-V_{\text {REFGND }}\right) \times(2 \mathrm{~mA} / 5) \\ & \mathrm{DAC}=\left(\left(\mathrm{I}_{\text {DUTx }} / 2 \mathrm{~mA} \times 5\right)+2 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REGGND }}\right)\right) /\left(4 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REFGND }}\right)\right) \times 2^{16} \end{aligned}$ |
| PPMUx (FI, Range C), PCHx and PCLx (FV, Range C) | $-200 \mu \mathrm{~A}$ to $+200 \mu \mathrm{~A}$ | $\begin{aligned} & I_{\text {dutx }}=\left(4 \times\left(\mathrm{DAC} / 2^{16}\right)-2\right) \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REFGND }}\right) \times(200 \mu \mathrm{~A} / 5) \\ & \mathrm{DAC}=\left((\mathrm{IDUTX} / 200 \mu \mathrm{~A} \times 5)+2 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REFGND }}\right)\right) /\left(4 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REGGND }}\right)\right) \times 2^{16} \end{aligned}$ |
| PPMUx (FI, Range D) PCHx and PCLx (FV, Range D) | $-20 \mu \mathrm{~A}$ to $+20 \mu \mathrm{~A}$ | $\begin{aligned} & \text { IDUTx }=\left(4 \times\left(\mathrm{DAC} / 2^{16}\right)-2\right) \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REEGND }}\right) \times(20 \mu \mathrm{~A} / 5) \\ & \mathrm{DAC}=\left(\left((\mathrm{IDUTX} / 20 \mu \mathrm{~A} \times 5)+2 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REGGND }}\right)\right) /\left(4 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REFGND }}\right)\right) \times 2^{16}\right. \end{aligned}$ |
| PPMUx (FI, Range E) PCHx and PCLx (FV, Range E) | $-4 \mu \mathrm{~A}$ to $+4 \mu \mathrm{~A}$ |  |

Table 25. Load Transfer Functions

| Load Level | Transfer Functions | Notes |
| :--- | :--- | :--- |
| $I O L x$ | VIOLx $/\left(2 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REFGND }}\right)\right) \times 25 \mathrm{~mA}$ | VIOLx DAC levels are not referenced to V $_{\text {DUtGND }}$ |
| $I O H x$ | $\mathrm{VIOHx} /\left(2 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REFGND }}\right)\right) \times 25 \mathrm{~mA}$ | VIOHx DAC levels are not referenced to $\mathrm{V}_{\text {DUTGND }}$ |

Table 26. PPMU Transfer Functions

| PPMU Mode | Transfer Functions ${ }^{1}$ | Uncalibrated PPMU DAC Settings to Achieve Specified PPMU Range |
| :---: | :---: | :---: |
| FV | $\mathrm{V}_{\text {DUTx }}=$ PPMUx | -1.5 V < PPMUx < +4.5 V |
| FI | $\mathrm{I}_{\text {dutx }}=\left(\right.$ PPMUx $-\left(\mathrm{V}_{\text {ReF }}-\mathrm{V}_{\text {ReFGnd }}\right) /(5 \times$ RPpmu $)$ | 0.0 V < PPMUx < 5.0 V |
| MV | VPPMU_Mx = V $\mathrm{VOTx}^{\text {(internal }}$ sense path) | Not applicable |
| MV | VPPMU_Mx $=\mathrm{V}_{\text {PPMU_Sx }}$ (external sense path) | Not applicable |
| MI | VPPMU_Mx $=\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REFGND }}\right)+\left(5 \times \mathrm{I}_{\text {dux }} \times \mathrm{R}_{\text {PPMU }}\right)+\mathrm{V}_{\text {DUTGND }}$ | Not applicable |

${ }^{1}$ RPPMu $=12.5 \Omega$ for Range $A, 500 \Omega$ for Range $B, 5.0 \mathrm{k} \Omega$ for Range $C, 50 \mathrm{k} \Omega$ for Range D , and $250 \mathrm{k} \Omega$ for Range E .

Table 27. Temperature Sensor Transfer Function

| Temperature | Output |
| :--- | :--- |
| 0 K | 0.00 V |
| 300 K | 3.00 V |
| $\mathrm{~T}_{\text {KELVIN }}$ | $0.00 \mathrm{~V}+\left(\mathrm{T}_{\text {KELVIN }}\right) \times 10 \mathrm{mV} / \mathrm{K}$ |

## DAC Gain and Offset Correction

Each analog function within the ADATE320 has independent gain (m) and offset (c) calibration registers that allow digital trim of first-order errors in the analog signal chain. These registers correct errors in the pin electronics transfer functions as well as errors intrinsic to the DAC itself.

The $m$ and $c$ registers are volatile and must be reloaded after each power-on cycle as part of a calibration routine if values other than the defaults are required. The registers are not cleared by any reset operation (although the DAC_CAL_ENABLE bit is cleared following reset).

The gain and offset calibration function can be bypassed by clearing the DAC_CAL_ENABLE bit in the DAC control register (see Figure 146). This bypass mode is available only on a per chip basis. In other words, it is not possible to bypass the calibration function for a specific subset of the DACs.
The calibration function, when enabled, adjusts the numerical data sent to each DAC according to the following equation:

$$
\begin{equation*}
X_{2}=\left(\left(\frac{m+1}{2^{16}}\right) \times X_{1}\right)+\left(c-2^{15}\right) \tag{1}
\end{equation*}
$$

where:
$X_{2}$ is the 16-bit data-word gated into the physical DAC, and returned by subsequent SPI read from that same DAC.
$m$ is the code in the respective DAC gain calibration register
(the default code is $0 \mathrm{xFFFF}=2^{16}-1$ ).
$X_{1}$ is the 16 -bit data-word written by the user to the DAC via the SPI.
$c$ is the code in the respective DAC offset calibration register (the default code is $0 \times 8000=2^{15}$ ).
From Equation 1, it can be seen that the gain applied to any written $\mathrm{X}_{1}$ data is always $\leq 1.0$, with the effect that the effective output of a DAC can only be made smaller in magnitude by the calibration mechanism. To compensate for this imposed limitation, each of the analog signal paths in the pin electronics functions are guaranteed by designed to have a gain $\geq 1.0$ when the default m register values are applied. A signal path gain $\geq 1.0$ guarantees that proper gain calibration can always be achieved by multiplying down.

## DAC X $\mathbf{2}_{2}$ Registers and SPI Readback

When data is written via the SPI to a particular DAC, that data is operated on in accordance with Equation 1. The results are stored in an $\mathrm{X}_{2}$ register associated with that DAC (see Figure 130).
There is only a single physical $X_{2}$ register per DAC, and it is the value of this $\mathrm{X}_{2}$ register that is eventually gated into the physical DAC at the time of analog update, which can be either in immediate or deferred mode. It is also this register value that is returned to the user during an SPI read operation addressed to that DAC channel. In the special case of a dual channel write to a DAC, both of the associated $\mathrm{X}_{2}$ registers are sequentially updated using the appropriate m register and c register for each channel.

When enabled, the calibration function applies this operation to the $\mathrm{X}_{2}$ registers only after a SPI write to the respective $\mathrm{X}_{1}$ registers. The $\mathrm{X}_{2}$ registers are not updated after write operations to either m register or c register or following any changes to functional modes or range settings of the device. For this reason, to ensure that calibration data is recalculated for any particular DAC, it is necessary to write fresh data to that DAC after changes are first made to the associated $m$ register and $c$ register, and any associated functional modes and ranges for that DAC function.

For each DAC, there is only a single $\mathrm{X}_{2}$ register, and generally there is one dedicated and unique set of $m$ calibration register and c calibration register assigned. In several special cases (for example, the PPMU DAC) there is still only one $X_{2}$ register per DAC, but there are several different choices for $m$ register and $c$ register depending on the particular configuration of mode and range control settings for the function. For those DACs, a choice of calibration register is made automatically based on the respective mode and range control settings in place for that function when the DAC is written.

Table 28 describes detailed m register and c register selection as a function of mode and range control settings. For all DAC functions, it is necessary to ensure that the respective $m$ register and c register values are put in place first, and that the desired mode and range settings are updated prior to sending data to the DAC. It is only during the DAC write sequence that the calibration constants are selected and applied.

## ADATE320

Table 28. m and calibration Register Selection ${ }^{1}$

| SPI <br> Address <br> [Channel] | DAC <br> Name | Functional (DAC Usage) Description | m Register | c Register | DMC ENABLE <br> (Address 0x1A[0]) | LOAD ENABLE_x <br> (Address 0x1B[0]) | PPMU <br> MEAS_VI_x <br> (Address <br> 0x1C[6]) | PPMU FORCE_VI_x <br> (Address 0x1C[5]) | PPMU RANGE $x$ <br> (Address 0x1C[4:2]) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x01[0] | VIH0 | Driver high level, Channel 0 | 0x21[0] | 0x31[0] | X | X | X | X | XXX |
| 0x01[1] | VIH1 | Driver high level, Channel 1 | $0 \times 21[1]$ | 0x31[1] | X | X | X | X | XXX |
| 0x02[0] | VITO/ VCOMO | Driver term level, Channel 0 <br> Load commutation voltage, Channel 0 | $\begin{aligned} & 0 \times 22[0] \\ & 0 \times 42[0] \end{aligned}$ | $\begin{aligned} & 0 \times 32[0] \\ & 0 \times 52[0] \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{XXX} \\ & \mathrm{XXX} \end{aligned}$ |
| 0x02[1] | $\begin{aligned} & \hline \text { VIT1/ } \\ & \text { VCOM0 } \end{aligned}$ | Driver termination level, Channel 1 <br> Load commutation voltage, Channel 1 | $\begin{aligned} & 0 \times 22[1] \\ & 0 \times 42[1] \end{aligned}$ | $\begin{aligned} & 0 \times 32[1] \\ & 0 \times 52[1] \end{aligned}$ | X <br> X | $0$ $1$ | X | $\mathrm{X}$ X | $\begin{aligned} & \mathrm{XXX} \\ & \mathrm{XXX} \end{aligned}$ |
| 0x03[0] | VIL0 | Driver low level, Channel 0 | 0x23[0] | 0x33[0] | X | X | X | X | XXX |
| 0x03[1] | VIL1 | Driver low level, Channel 1 | 0x23[1] | 0x33[1] | X | X | X | X | XXX |
| 0x04[0] | VCH0 | Reflection clamp high level, Channel 0 | 0x24[0] | 0x34[0] | X | X | X | X | XXX |
| 0x04[1] | VCH1 | Reflection clamp high level, Channel 1 | 0x24[1] | 0x34[1] | X | X | X | X | XXX |
| 0x05[0] | VCL0 | Reflection clamp low level, Channel 0 | 0x25[0] | 0x35[0] | X | X | X | X | XXX |
| 0x05[1] | VCL1 | Reflection clamp low level, Channel 1 | 0x25[1] | 0x35[1] | X | X | X | X | XXX |
| 0x06[0] | VOH0 | Normal window comparator high level, Channel 0 Differential mode comparator high level, Channel 0 | $\begin{aligned} & 0 \times 26[0] \\ & 0 \times 46[0] \end{aligned}$ | $\begin{aligned} & 0 \times 36[0] \\ & 0 \times 56[0] \end{aligned}$ | $0$ $1$ | X X | $X$ $X$ | X X | $\begin{aligned} & \mathrm{XXX} \\ & \mathrm{XXX} \end{aligned}$ |
| 0x06[1] | VOH1 | Normal window comparator high level, Channel 1 | 0x26[1] | 0x36[1] | X | X | X | X | XXX |
| 0x07[0] | VOLO | Normal window comparator low level, Channel 0 <br> Differential mode comparator low level, Channel 0 | $\begin{aligned} & 0 \times 27[0] \\ & 0 \times 47[0] \end{aligned}$ | $\begin{aligned} & 0 \times 37[0] \\ & 0 \times 57[0] \end{aligned}$ | 0 <br> 1 | X X | X X | X X | $\begin{aligned} & \mathrm{XXX} \\ & \mathrm{XXX} \end{aligned}$ |
| 0x07[1] | VOL1 | Normal window comparator low level, Channel 1 | 0x27[1] | 0x37[1] | X | X | X | X | XXX |
| 0x08[0] | VIOH0 | Load IOHx level, Channel 0 | 0x28[0] | 0x38[0] | X | X | X | X | XXX |
| 0x08[1] | VIOH1 | Load IOHx level, Channel 1 | 0x28[1] | 0x38[1] | X | X | X | X | XXX |
| 0x09[0] | VIOLO | Load IOL level, Channel 0 | 0x29[0] | 0x39[0] | X | X | X | X | XXX |
| 0x09[1] | VIOL1 | Load IOL level, Channel 1 | 0x29[1] | 0x39[1] | X | X | X | X | XXX |
| 0x0A[0] | PPMU0 | PPMU VIN FV level, Channel 0 PPMU VIN FI level Range A, Channel 0 <br> PPMU VIN FI level Range B, Channel 0 <br> PPMU VIN FI level Range C, Channel 0 <br> PPMU VIN FI level Range D, Channel 0 <br> PPMU VIN FI level Range E, Channel 0 | $\begin{aligned} & 0 \times 2 \mathrm{~A}[0] \\ & 0 \times 4 \mathrm{~A}[0] \\ & 0 \times 4 \mathrm{~B}[0] \\ & 0 \times 4 \mathrm{C}[0] \\ & 0 \times 4 \mathrm{D}[0] \\ & 0 \times 4 \mathrm{E}[0] \end{aligned}$ | $\begin{aligned} & 0 \times 3 \mathrm{~A}[0] \\ & 0 \times 5 \mathrm{~A}[0] \\ & 0 \times 5 \mathrm{~A}[0] \\ & 0 \times 5 \mathrm{~A}[0] \\ & 0 \times 5 \mathrm{~A}[0] \\ & 0 \times 5 \mathrm{~A}[0] \end{aligned}$ | X <br> X <br> X <br> X <br> X <br> X | X <br> X <br> X <br> X <br> X <br> X | X <br> X <br> X <br> X <br> X <br> X | 0 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 | $\begin{gathered} \hline \mathrm{XXX} \\ 111 \\ 110 \\ 101 \\ 100 \\ 0 X X \end{gathered}$ |
| 0x0A[1] | PPMU1 | PPMU VIN FV level, Channel 1 PPMU VIN FI level Range A, Channel 1 <br> PPMU VIN FI level Range B, Channel 1 <br> PPMU VIN FI level Range C, Channel 1 PPMU VIN FI level Range D, Channel 1 PPMU VIN FI level Range E, Channel 1 | $\begin{aligned} & 0 \times 2 \mathrm{~A}[1] \\ & 0 \times 4 \mathrm{~A}[1] \\ & 0 \times 4 \mathrm{~B}[1] \\ & 0 \times 4 \mathrm{C}[1] \\ & 0 \times 4 \mathrm{D}[1] \\ & 0 \times 4 \mathrm{E}[1] \end{aligned}$ | $\begin{aligned} & 0 \times 3 \mathrm{~A}[1] \\ & 0 \times 5 \mathrm{~A}[1] \\ & 0 \times 5 \mathrm{~A}[1] \\ & 0 \times 5 \mathrm{~A}[1] \\ & 0 \times 5 \mathrm{~A}[1] \\ & 0 \times 5 \mathrm{~A}[1] \end{aligned}$ | X <br> X <br> X <br> X <br> X <br> X | X <br> X <br> X <br> X <br> X <br> X | X <br> X <br> X <br> X <br> x <br> X | 0 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 | $\begin{gathered} \hline \mathrm{XXX} \\ 111 \\ 110 \\ 101 \\ 100 \\ 0 X X \end{gathered}$ |

ADATE320


## ADATE320

| SPI <br> Address <br> [Channel] | DAC <br> Name | Functional (DAC Usage) Description | m Register | c Register | DMC ENABLE <br> (Address <br> 0x1A[0]) | LOAD ENABLE_x <br> (Address 0x1B[0]) | PPMU MEAS_VI_x <br> (Address <br> 0x1C[6]) | PPMU FORCE_VI_x <br> (Address <br> 0x1C[5]) | PPMU RANGE_x <br> (Address $0 \times 1 \mathrm{C}[4: 2])$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0E[1] | POL1 | PPMU go/no-go MV low level, Channel 1 | 0x2E[1] | 0x3E[1] | X | X | 0 | X | XXX |
|  |  | PPMU go/no-go MI Range A low level, Channel 1 | 0x66[1] | 0x5E[1] | X | X | 1 | X | 111 |
|  |  | PPMU go/no-go MI Range B low level, Channel 1 | 0x67[1] | 0x5E[1] | X | X | 1 | X | 110 |
|  |  | PPMU go/no-go MI Range C low level, Channel 1 | 0x68[1] | 0x5E[1] | X | X | 1 | X | 101 |
|  |  | PPMU go/no-go MI Range D low level, Channel 1 | 0x69[1] | 0x5E[1] | X | X | 1 | X | 100 |
|  |  | PPMU go/no-go MI Range E low level, Channel 1 | 0x6A[1] | 0x5E[1] | X | X | 1 | X | OXX |
| 0x0F[0] | OVDL | Overvoltage detect low level | 0x2F[0] | 0x3F[0] | X | X | X | X | XXX |
| 0x0F[1] | OVDH | Overvoltage detect high level | 0x2F[1] | 0x3F[1] | X | X | X | X | XXX |

[^2]DAC_LOAD (ADDR: 0x1[ [2] $\square$
$\square$

Figure 130. DAC X ${ }_{2}$ Registers and Calibration Diagram

## ALARM FUNCTIONS

The ADATE320 contains per channel overvoltage detectors (OVDL/OVDH), per channel PPMU voltage/current clamps (PCLx/PCHx), and a thermal alarm to detect and signal these respective fault conditions. Any of these functions may flag an alarm independently in the alarm state register (see Figure 153). The status of the alarms may be determined at any time by reading the SPI alarm state register. This register is read only, and its contents are cleared by the read operation. The alarm flag bits can then become set by any of the respective alarm functions. The individual fault condition flags are logically OR'ed together to drive the open-drain ALARM output pin to indicate that a fault condition has occurred (see Figure 134).
The various alarm flags can be either enabled or disabled (masked) using the alarm mask register (see Figure 152). The thermal alarm is enabled by default (mask bit clear), and the overvoltage and PPMU clamp alarms are all disabled by default (mask bits set).

The PPMU clamp alarm behavior depends on the mode of the PPMU. When in FI mode, the PPMU clamps behave as programmable voltage clamps. The high and low voltage clamp levels are set by the respective PCHx and PCLx level setting DACs. If the voltage on the DUTx pin reaches either the PCHx or PCLx setting, a PPMU clamp alarm is generated, but only if the clamps are enabled with the PPMU_CLAMP_ENABLE_x control bit in the PPMU control register (see Figure 151). Note that if the PPMU clamps are enabled and a PPMU clamp alarm is generated, the
alarm can still be masked with the alarm mask register. However, if the voltage clamps are disabled, no PPMU clamp alarm is generated.
When the PPMU is in FV mode, the PPMU clamps behave as programmable current clamps. The source and sink current clamp levels are set with the respective PCHx and PCLx level setting DACs. The current clamps cannot be disabled by setting or clearing the PPMU_CLAMP_ENABLE_x control bit-the clamps are always active when in PPMU FV mode. If the PCHx and PCLx levels are set outside their functional range, $a \pm 140 \%$ static current limit is left in effect. If the current on a DUTx pin reaches either the PCHx or PCLx clamp setting, or, alternatively, one of the static current limits, a PPMU clamp alarm results. The PPMU clamp alarm can be masked separately in the alarm mask register.
Refer to Figure 131 through Figure 134 for more information about PPMU clamp functions.

The only purpose of the various alarm circuits is to detect and indicate the presence of a fault condition of interest to the user. The only action the ADATE320 takes upon detection of a fault is to set the appropriate alarm state register flag bits in the alarm state register and then activate the open-drain ALARM pin. No other action is taken.


Figure 131. PPMU Voltage Clamp High, Functional Diagram (Voltage Clamp Low Fixed at -1.5 V )


Figure 132. PPMU Voltage Clamp Low, Functional Diagram (Voltage Clamp High Fixed at 4.5 V)


Figure 133. PPMU Current Clamp High and Low, Functional Diagram


Figure 134. Fault Alarm Functional Block Diagram

## APPLICATIONS INFORMATION

## POWER SUPPLY, GROUNDING, AND TYPICAL DECOUPLING STRATEGY

The ADATE320 is internally divided into a digital core and an analog core.
The VDD and DGND pins provide power and ground for the digital core that includes the SPI, certain logic functions, and the digital calibration functions. DGND is the logic ground reference for the VDD supply. Therefore, bypass VDD adequately to DGND with good quality, low effective series resistance (ESR) bypass capacitors. To reduce transient digital switching noise coupling to the analog core, connect DGND to a dedicated external ground plane that is separated from the analog ground domains. If the application permits, the DGND pins can share a digital ground domain with the supervisory FPGA or ASIC that interfaces with the ADATE320 SPI. All CMOS inputs and outputs are referenced between VDD and DGND, and their valid levels must be guaranteed relative to these power supply pins.
The analog core of the device includes all analog ATE functional blocks such as the DACs, the driver, the comparator, the load, and the PPMU. The VCC and VEE supplies provide power to the analog core. AGND and PGND are analog ground and power ground references, respectively. PGND is generally noisier with analog switching transients, and it may also have large static dc currents. AGND is generally quieter and has relatively smaller static dc currents. These two grounds can be connected together outside the chip to a single shared analog ground plane. Regardless, keep PGND and AGND (whether separated or shared) separated from the DGND ground plane if system design constraints permit.

The transient frequencies generated by the analog core can be a full order of magnitude greater than those generated by the SPI and on-chip digital circuitry. Therefore, pay close attention to the decoupling of the VCC and VEE supplies. Each supply must be adequately bypassed to the PGND ground domain using the highest quality bypass capacitors available. Locate the decoupling capacitors as close to the device as practically possible. The decoupling capacitors must have very low ESR and effective series inductance (ESL). Commonly available ceramic capacitors may provide only a marginally low impedance path to ground at the frequencies encountered in the ADATE320. Therefore, consider only the highest performance decoupling capacitors if
possible. In accordance with generally accepted practices, a typical $10 \mu \mathrm{~F}$ tantalum capacitor must also be shared across each power supply domain.
Pay particularly close attention to decoupling the VCC and VEE supplies in proximity to the transmission line at the DUTx pins of the device. To avoid undesired waveform aberrations and degradation of performance, it is important that all return currents to and from the transmission line have a direct and low impedance path back to the VCCDx and VEEDx pins adjacent to the respective DUTx pins. See Figure 135 for a typical transmission line decoupling strategy.

The ADATE320 has a DUTGND reference input pin that senses the remote low frequency ground potential at the target device under test (DUT). With the exception of the VIOH and VIOL active load currents and VPMU when in PPMU FI mode, all DAC levels are adjusted on-chip relative to this DUTGND input. Furthermore, the PPMU measure output pins (PPMU_Mx) are also referenced to DUTGND. The off-chip system analog-todigital converter (ADC) that measures the PPMU_Mx pins must therefore be referenced to DUTGND as well. Referencing the system ADC to AGND results in errors unless DUTGND is tied directly to AGND as close as possible to the ADATE320. For applications that do not distinguish between DUT ground reference and system analog ground reference, the DUTGND pin may be connected to the same ground plane as AGND.
Avoid routing digital lines under the device, because these lines can couple noise into the device. Generous use of an analog ground plane under the device shields noise coupling that can otherwise enter the device. The power supply distribution lines must provide very wide and low inductance paths to the respective supply planes. This is especially true for VCC and VEE. Attention to via inductance is extremely important in these supplies-it cannot be neglected. Fast switching signals routed in proximity to the ADATE320 must be adequately shielded, preferably with their proper ground returns to avoid radiating noise to other parts of the board. Route such lines as far away as possible from the analog inputs to the device, such as the AGND, DUTGND, VREF, and VREFGND reference inputs.


Figure 135. Power Supply and Transmission Path Decoupling Detail

## POWER SUPPLY SEQUENCING

The ADATE320 is designed to tolerate sequencing of power supplies in any order. It is therefore not critical that the power supplies be sequenced in any particular order; however, there are recommended best practices.

The ADATE320 has two analog power supplies (VCC, VEE) and one digital power supply (VDD). The analog supplies service all of the analog functions on the chip such as level setting DACs, driver, comparator, load, and PPMU. The digital supply services the SPI and all digital CMOS control circuitry.
There is careful separation between the analog and digital partitions of the chip, and significant effort has been made to decouple these two partitions both functionally and electrically. The analog partition remains in the default configuration in the absence of $\mathrm{V}_{\mathrm{DD}}$, and similarly, the digital partition remains in the default configuration in the absence of either (or both) $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$.
It is not possible to guarantee predictable behavior of the analog partition if either the $\mathrm{V}_{\mathrm{EE}}$ or $\mathrm{V}_{\mathrm{CC}}$ supply is poorly conditioned or absent. It is therefore recommended that any externally connected device be disconnected from the DUTx pin to prevent potential damage to that device while either of the $\mathrm{V}_{\mathrm{EE}}$ or $\mathrm{V}_{\mathrm{CC}}$ supplies is out of specification.

Assuming the $\mathrm{V}_{\mathrm{EE}}$ and $\mathrm{V}_{\mathrm{CC}}$ analog supplies are both applied and within specification, the analog partition ensures that all functions remain in the default configuration. This is true even when the $\mathrm{V}_{\mathrm{DD}}$ supply is absent and digital CMOS control circuitry is not yet functioning. In such a case (or whenever the $\overline{\mathrm{RST}}$ pin is asserted), all of the level setting DACs takes the voltage present at the DUTGND input pin, and all SPI control bits assume their reset default values. The analog functions remain in this safe condition as long as $\mathrm{V}_{\mathrm{DD}}$ remains absent or as long as the $\overline{\mathrm{RST}}$ pin remains asserted.

It is recommended that the RST pin always be asserted during the time that the $V_{D D}$ supply is being brought up. If this condition is met, the level setting DACs continue to hold the DUTGND potential after $\mathrm{V}_{\mathrm{DD}}$ stabilizes and after the $\overline{\mathrm{RST}}$ pin is released. A fully clocked reset sequence then initializes the level setting DACs to the reset default conditions as specified in Table 29.
The reset sequence is described in more detail in the SPI Reset Sequence and the Pin section.

In light of these considerations, it is recommended that the two analog supplies be applied first. It is preferable that the smaller valued supply ( $\mathrm{V}_{\mathrm{EE}}$ ) be applied before the larger valued supply $\left(\mathrm{V}_{\mathrm{CC}}\right)$. Bring up the digital $\mathrm{V}_{\mathrm{DD}}$ supply next while the $\overline{\mathrm{RST}}$ pin is asserted. After $V_{D D}$ is stable and the $\overline{\operatorname{RST}}$ pin is subsequently released, a fully clocked reset sequence must follow. This power supply sequence ensures that analog functions and all level setting DACs receive the proper configuration information during the digital partition reset sequence.
The power supplies must be removed in the reverse order.
Note that VREF and the high speed transmission line termination pins (VTTDx, VTTCx) are all part of the analog partition, but they are not treated as supplies. VREF can be managed independent of $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$, provided its potential never goes outside those of the $V_{\text {EE }}$ and $V_{C C}$ supply buses to prevent ESD protection diodes from becoming forward biased. The VTTDx and VTTCx pins do not have this restriction relative to $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$, but they must never go outside the absolute maximum ratings as measured with respect to PGND.

## Data Sheet

## DETAILED FUNCTIONAL BLOCK DIAGRAMS

Figure 142 through Figure 145 illustrate the top-level functionality of the capabilities of the ADATE320 for the driver, comparator, active load, and PPMU.



Figure 138. Driver Equivalent Input Stage Diagram


Figure 139. Driver Input Multiplex Diagram


Figure 140. Comparator Functional Block Diagram


Figure 141. Comparator Equivalent Output Stage Diagram


Figure 143. Active Load Functional Logic Diagram


Figure 144. PPMU Functional Block Diagram


Figure 145. PPMU Go/No-Go Comparator Functional Block Diagram

## SPI REGISTER MEMORY MAP AND DETAILS

MEMORY MAP
Table 29. SPI Register Memory Map ${ }^{1}$

| CH[1:0] ${ }^{2}$ | Address (ADDR[6:0]) | R/W | DATA[15:0] ${ }^{3}$ | Register Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XX | 0x00 | X | XXXX | NOP |  |
| CC | 0x01 | R/W | DDDD | VIH DAC level (reset value $=0.0 \mathrm{~V}$ ) | 0x4000 |
| CC | 0x02 | R/W | DDDD | VIT/VCOM DAC level (reset value $=0.0 \mathrm{~V}$ ) | 0x4000 |
| CC | 0x03 | R/W | DDDD | VIL DAC level (reset value $=0.0 \mathrm{~V}$ ) | 0x4000 |
| CC | 0x04 | R/W | DDDD | $\mathrm{VCH} \times$ DAC level (reset value $=\mathrm{V}_{\text {MAx }}$ ) | 0xFFFF |
| CC | 0x05 | R/W | DDDD | VCLx DAC level (reset value $=\mathrm{V}_{\text {MII }}$ ) | 0x0000 |
| CC | 0x06 | R/W | DDDD | VOHx DAC level (reset value $=4.0 \mathrm{~V}$ ) | 0xA666 |
| CC | 0x07 | R/W | DDDD | VOLx DAC level (reset value $=-1.0 \mathrm{~V}$ ) | 0x2666 |
| CC | 0x08 | R/W | DDDD | VIOH DAC level (reset value $\geq 0 \mu \mathrm{~A})^{4}$ | 0x4000 |
| CC | 0x09 | R/W | DDDD | VIOL DAC level (reset value $\geq 0 \mu \mathrm{~A})^{4}$ | 0x4000 |
| CC | $0 \times 0 \mathrm{~A}$ | R/W | DDDD | PPMU DAC level (reset value $=0.0 \mathrm{~V}$ ) | 0x4000 |
| CC | 0x0B | R/W | DDDD | PCHx DAC level (reset value $=\mathrm{V}_{\text {MAX }}$ ) | 0xFFFF |
| CC | 0x0C | R/W | DDDD | PCLx DAC level (reset value $=\mathrm{V}_{\text {MIN }}$ ) | 0x0000 |
| CC | 0x0D | R/W | DDDD | POHx DAC level (reset value $=4.0 \mathrm{~V}$ ) | 0xA666 |
| CC | 0x0E | R/W | DDDD | POLx DAC level (reset value $=-1.0 \mathrm{~V}$ ) | 0x2666 |
| 01 | 0x0F | R/W | DDDD | OVDL DAC level (reset value $=\mathrm{V}_{\text {MIN }}$ ) | 0x0000 |
| 10 | 0x0F | R/W | DDDD | OVDH DAC level (reset value $=\mathrm{V}_{\text {MAX }}$ ) | 0xFFFF |
| XX | 0x10 | X | XXXX | Reserved |  |
| CC | $0 \times 11$ | R/W | DDDD | DAC control register | 0x0000 |
| 01 | 0x12 | R/W | DDDD | SPI control register | 0x0000 |
| XX | $0 \times 13$ to 0x18 | X | XXXX | Reserved |  |
| CC | $0 \times 19$ | R/W | DDDD | DRV control register | 0x0000 |
| CC | $0 \times 1 \mathrm{~A}$ | R/W | DDDD | CMP control register | 0xFF00 |
| CC | $0 \times 1 \mathrm{~B}$ | R/W | DDDD | Load control register | 0x0003 |
| CC | 0x1C | R/W | DDDD | PPMU control register | 0x0000 |
| 01 | 0x1D | R/W | DDDD | Alarm mask register | 0x0085 |
| 10 | 0x1D | R/W | DDDD | Alarm mask register | 0x0005 |
| CC | $0 \times 1 \mathrm{E}$ | R | DDDD | Alarm state register | 0x0000 |
| CC | 0x1F | R/W | DDDD | Product serialization code register | Unique |
| XX | 0x20 | X | XXXX | NOP |  |
| CC | $0 \times 21$ | R/W | DDDD | VIH (driver high level) m coefficient | 0xFFFF |
| CC | $0 \times 22$ | R/W | DDDD | VIT (driver term level) m coefficient | 0xFFFF |
| CC | 0x23 | R/W | DDDD | VIL (driver low level) m coefficient | 0xFFFF |
| CC | 0x24 | R/W | DDDD | VCHx (driver reflection clamp) m coefficient | 0xFFFF |
| CC | 0x25 | R/W | DDDD | VCLx (driver reflection clamp) m coefficient | 0xFFFF |
| CC | $0 \times 26$ | R/W | DDDD | VOHx (normal window comparator) m coefficient | 0xFFFF |
| CC | 0x27 | R/W | DDDD | VOLx (normal window comparator) m coefficient | 0xFFFF |
| CC | 0x28 | R/W | DDDD | VIOH (active load IOHx) m coefficient | 0xFFFF |
| CC | 0x29 | R/W | DDDD | VIOL (active load IOL) m coefficient | 0xFFFF |
| CC | $0 \times 2 \mathrm{~A}$ | R/W | DDDD | PPMU (PPMU FV) m coefficient | 0xFFFF |
| CC | $0 \times 2 \mathrm{~B}$ | R/W | DDDD | PCHx (PPMU voltage clamp, FI) m coefficient | 0xFFFF |
| CC | $0 \times 2 \mathrm{C}$ | R/W | DDDD | PCLx (PPMU voltage clamp, FI) m coefficient | 0xFFFF |
| CC | 0x2D | R/W | DDDD | POHx (PPMU comparator MV) m coefficient | 0xFFFF |
| CC | 0x2E | R/W | DDDD | POLx (PPMU comparator MV) m coefficient | 0xFFFF |
| 01 | 0x2F | R/W | DDDD | OVDL m coefficient | 0xFFFF |
| 10 | 0x2F | R/W | DDDD | OVDH m coefficient | 0xFFFF |


| CH[1:0] ${ }^{2}$ | Address (ADDR[6:0]) | R/W | DATA[15:0] ${ }^{3}$ | Register Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XX | 0x30 | X | XXXX | Reserved |  |
| CC | 0x31 | R/W | DDDD | VIH (driver high level) c coefficient | 0x8000 |
| CC | 0x32 | R/W | DDDD | VIT (driver term level) c coefficient | 0x8000 |
| CC | 0x33 | R/W | DDDD | VIL (driver low level) c coefficient | 0x8000 |
| CC | 0x34 | R/W | DDDD | VCHx (driver reflection clamp) c coefficient | 0x8000 |
| CC | 0x35 | R/W | DDDD | VCLx (driver reflection clamp) c coefficient | 0x8000 |
| CC | 0x36 | R/W | DDDD | VOHx (normal window comparator) c coefficient | 0x8000 |
| CC | 0x37 | R/W | DDDD | VOLx (normal window comparator) c coefficient | 0x8000 |
| CC | 0x38 | R/W | DDDD | VIOH (active load IOHx) c coefficient | 0x8000 |
| CC | 0x39 | R/W | DDDD | VIOL (active load IOL) c coefficient | 0x8000 |
| CC | 0x3A | R/W | DDDD | PPMU (PPMU FV) c coefficient | 0x8000 |
| CC | 0x3B | R/W | DDDD | PCHx (PPMU voltage clamp, FI) c coefficient | 0x8000 |
| CC | 0x3C | R/W | DDDD | PCLx (PPMU voltage clamp, FI) c coefficient | 0x8000 |
| CC | 0x3D | R/W | DDDD | POHx (PPMU comparator MV) c coefficient | 0x8000 |
| CC | 0x3E | R/W | DDDD | POLx (PPMU comparator MV) c coefficient | 0x8000 |
| 01 | 0x3F | R/W | DDDD | OVDL c coefficient | 0x8000 |
| 10 | 0x3F | R/W | DDDD | OVDH c coefficient | 0x8000 |
| XX | 0x40 to 0x41 | X | XXXX | Reserved |  |
| CC | 0x42 | R/W | DDDD | VCOM (active load) m coefficient | 0xFFFF |
| XX | 0x43 | X | XXXX | Reserved |  |
| CC | 0x44 | R/W | DDDD | PCHx (PPMU current clamp, FV) m coefficient | 0xFFFF |
| CC | 0x45 | R/W | DDDD | PCLx (PPMU current clamp, FV) m coefficient | 0xFFFF |
| 01 | 0x46 | R/W | DDDD | VOHx (differential comparator) m coefficient | 0xFFFF |
| 01 | 0x47 | R/W | DDDD | VOLx (differential comparator) m coefficient | 0xFFFF |
| XX | 0x48 to 0x49 | X | XXXX | Reserved |  |
| CC | 0x4A | R/W | DDDD | PPMU FI Range A m coefficient | OXFFFF |
| CC | 0x4B | R/W | DDDD | PPMU FI Range B m coefficient | 0xFFFF |
| CC | 0x4C | R/W | DDDD | PPMU FI Range C m coefficient | 0xFFFF |
| CC | 0x4D | R/W | DDDD | PPMU FI Range D m coefficient | 0xFFFF |
| CC | 0x4E | R/W | DDDD | PPMU FI Range E m coefficient | OxFFFF |
| XX | 0x4F | X | XXXX | Reserved |  |
| XX | 0x50 to 0x51 | X | XXXX | Reserved |  |
| CC | 0x52 | R/W | DDDD | VCOM (active load) c coefficient | 0x8000 |
| XX | $0 \times 53$ | X | XXXX | Reserved |  |
| CC | 0x54 | R/W | DDDD | PCHx (PPMU current clamp, FV) c coefficient | 0x8000 |
| CC | 0x55 | R/W | DDDD | PCLx (PPMU current clamp, FV) c coefficient | 0x8000 |
| 01 | 0x56 | R/W | DDDD | VOHx (differential comparator) c coefficient | 0x8000 |
| 01 | $0 \times 57$ | R/W | DDDD | VOLx (differential comparator) c coefficient | 0x8000 |
| XX | 0x58 to 0x59 | X | XXXX | Reserved |  |
| CC | $0 \times 5 \mathrm{~A}$ | R/W | DDDD | PPMU FI c coefficient | 0x8000 |
| XX | 0x5B to 0x5C | X | XXXX | Reserved |  |
| CC | 0x5D | R/W | DDDD | POHx (PPMU comparator MI) c coefficient | 0x8000 |
| CC | 0x5E | R/W | DDDD | POLx (PPMU comparator MI) c coefficient | 0x8000 |
| XX | 0x5F | X | XXXX | Reserved |  |
| XX | 0x60 | X | XXXX | Reserved |  |
| CC | 0x61 | R/W | DDDD | POHx (PPMU comparator MI Range A) m coefficient | 0xFFFF |
| CC | 0x62 | R/W | DDDD | POHx (PPMU comparator MI Range B) m coefficient | 0xFFFF |
| CC | 0x63 | R/W | DDDD | POHx (PPMU comparator MI Range C) m coefficient | 0xFFFF |
| CC | 0x64 | R/W | DDDD | POHx (PPMU comparator MI Range D) m coefficient | 0xFFFF |
| CC | 0x65 | R/W | DDDD | POHx (PPMU comparator MI Range E) m coefficient | 0xFFFF |
| CC | 0x66 | R/W | DDDD | POLx (PPMU comparator MI Range A) m coefficient | 0xFFFF |


| CH[1:0] ${ }^{2}$ | Address (ADDR[6:0]) | R/W | DATA[15:0] ${ }^{3}$ | Register Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CC | 0x67 | R/W | DDDD | POLx (PPMU comparator MI Range B) m coefficient | 0xFFFF |
| CC | 0x68 | R/W | DDDD | POLx (PPMU comparator MI Range C) m coefficient | 0xFFFF |
| CC | 0x69 | R/W | DDDD | POLx (PPMU comparator MI Range D) m coefficient | 0xFFFF |
| CC | 0x6A | R/W | DDDD | POLx (PPMU comparator MI Range E) m coefficient | 0xFFFF |
| XX | $0 \times 6 \mathrm{~B}$ to 0x7F | X | XXXX | Reserved |  |

[^3]
## REGISTER DETAILS

Reserved bits in any register are undefined. In some cases, a physical but unused memory bit may be present.

Any SPI read operation from a reserved bit or register results in an unknown but deterministic readback value. Any SPI write operation to a reserved bit or register results in no action.
A write to a control bit or control register defined only on Channel 0 must be addressed to Channel 0 . Any such write that
is addressed to only Channel 1 is ignored if no register or control bit is defined on Channel 1.
Furthermore, any such write that is addressed to both Channel 0 and Channel 1 (as a multichannel write) proceeds as if the write is addressed to both Channel 0 and Channel 1 . If no register or control bit is defined at Channel 1 , data addressed to the undefined Channel 1 is ignored. If a register or control bit is defined at Channel 1 , it is filled as part of the multichannel write.


Figure 146. DAC Control Register (Address 0x11)


Figure 147. SPI Control Register (Address 0x12)


Figure 148. DRV Control Register (Address 0x19)

## NWC_HYST_x[15:12]

NORMAL WINDOW COMPARATOR HYSTERESIS VALUE, CHANNEL O/CHANNEL 1 0000= DISABLE HYSTERESIS.
0001 = ENABLE MINIMUM HYSTERESIS.
[1111] = ENABLE MAXIMUM HYSTERESIS.
WHEN SET TO 0000, THE NORMAL WINDOW COMPARATOR ON CHANNEL x HAS NO HYSTERESIS ADDED TO THE INPUT STAGE. WHEN SET TO A VALUE OTHER THAN 0000, THERE IS HYSTERESIS AND THE AMOUNT IS CONTROLLED BY THE VALUE IN THIS REGISTER FIELD.

DMC_HYST[11:8]
DIFFERENTIAL COMPARATOR HYSTERESIS VALUE, CHANNEL 0 ONLY 0000 = DISABLE HYSTERESIS.
0001 = ENABLE MINIMUM HYSTERESIS.
[1111] = ENABLE MAXIMUM HYSTERESIS
WHEN SET TO 0000, THE DIFFERENTIAL COMPARATOR ON CHANNEL 0
HAS NO HYSTERESIS ADDED TO THE INPUT STAGE. WHEN SET TO A VALUE
OTHER THAN 0000, HYSTERESIS AND THE AMOUNT ARE CONTROLLED
BY THE VALUE IN THIS REGISTER FIELD.
RESERVED[7]
RESERVED

NWC_CLC_x[6:4]
NORMAL WINDOW COMPRATOR CABLE LOSS COMPENSATION, CHANNEL 0/CHANNEL 1
[000] = DISABLE NWC CLC.
001 = ENABLE NWC MINIMUM CLC.
111 = ENABLE NWC MAXIMUM CLC.
WHEN SET TO 000, THE NORMAL WINDOW COMPARATOR (NWC) ON CHANNEL x HAS NO CLC
ADDED TO THE INPUT WAVEFORM CHARACTERISTIC. WHEN SET TO A VALUE OTHER THAN 000,
THERE IS PRE-EMPHASIS ADDED AND THE PERCENTAGE IS CONTROLLED BY THE VALUE IN
THIS REGISTER.
DMC_CLC[3:1]
DIFFERENTIAL MODE COMPARATOR CABLE LOSS COMPENSATION, CHANNEL 0 ONLY
[000] = DISABLE DMC CLC.
001 = ENABLE DMC MINIMUM CLC.
111 = ENABLE DMC MAXIMUM CLC.
WHEN SET TO 000, THE DIFFERENTIAL MODE COMPARATOR (ON CHANNEL 0 ONLY) HAS NO
CLC ADDED TO THE INPUT WAVEFORM CHARACTERISTIC. WHEN SET TO A VALUE OTHER
THAN 000, THERE IS PRE-EMPHASIS ADDED AND THE PERCENTAGE IS CONTROLLED BY THE VALUE IN THIS REGISTER.

## DMC_ENABLE [0]

DIFFERENTIAL MODE COMPARATOR ENABLE, CHANNEL 0 ONLY
[0] = DISABLE DIFFERENTIAL MODE COMPARATOR.
1 = ENABLE DIFFERENTIAL MODE COMPARATOR.
WHEN DMC_ENABLE IS ASSERTED, THE NWC ON CHANNEL 0 IS DISABLED, THE DMC ON CHANNEL 0 IS ENABLED, AND ITS OUTPUTS GO TO THE CMPHO AND CMPLO HIGH SPEED OUTPUT PINS. THE OPERATION OF THE NWC ON CHANNEL 1 IS NOT AFFECTED.

Figure 149. CMP Control Register (Address 0x1A)


LOAD_ENABLE_x[0]
ACTIVE LOAD POWER ENABLE, CHANNEL O/CHANNEL 1
0 = ACTIVE LOAD IS DISABLED AND POWERED DOWN.
[1] = ACTIVE LOAD IS ENABLED.
WHEN LOAD_ENABLE_x IS ASSERTED, THEN THE ACTIVE LOAD ON CHANNEL x IS ENABLED CONNECTS TO THE DUTx PIN ON ASSERTION OF THE LOAD_FORCE_x CONTROL BIT, OR ASSERTION OF THE HIGH SPEED RCVx INPUT IN ACCORDANCE WITH THE ACTIVE LOAD TRUTH TABLE.

Figure 150. Load Control Register (Address 0x1B)

PPMU_MEAS_SEL_x[15:14]
PPMU ANALOG MEASURE OUT PIN SELECT, CHANNEL 0/CHANNEL 1 [X0] = PPMU CHANNEL x TO PPMU_MEASx OUTPUT PIN
X1 = CHANNEL 0: TEMPERATURE SENSOR OUTPUT (VTHERM) CHANNEL 1: TEMPERATURE SENSOR GROUND REFERENCE

## PPMU_MEAS_ENABLE_x[13]

UT PIN ENABLE, CHANNEL O/CHANNEL 1 [0] = PPMU MEASURE OUT PIN ON CHANNEL x IS HIGH-Z
1 = PPMU MEASURE OUT PIN ON CHANNEL x IS ENABLED

## RESERVED[12:11]

RESERVED
PPMU_CLAMP_ENABLE_x[10]
PPMU VOLTAGE CLAMP ENABLE, CHANNEL 0/CHANNEL 1
[0] = PPMU VOLTAGE CLAMPS DISABLED
1 = PPMU VOLTAGE CLAMPS ENABLED
APPLIES ONLY TO VOLTAGE CLAMPS WHEN IN FORCE-I MODE.
PROGRAMMABLE CURRENT CLAMPS CANNOT BE DISABLED.
PPMU SENSE PATH x[9]
PPMU SENSE PATH, $\overline{\text { CHANNEL O/CHANNEL } 1}$
[0] = PPMU INTERNAL SENSE PATH
1 = PPMU EXTERNAL SENSE PATH
PPMU_INPUT_SEL_x[8:7]
PPMU INPUT SELECT, CHANNEL O/CHANNEL 1
[00] = PPMU INPUT FROM DUTGND
01 = PPMU INPUT FROM DUTGND + 2.5V
1X = PPMU INPUT FROM DAC PPMU $^{\text {LEVEL }}$
PPMU MEAS VI $\times[6]$
PPMU MV OR MI, CHANNEL O/CHANNEL 1
[0] = PPMU MV MODE
1 = PPMU MI MODE
PPMU_FORCE_VI_x[5]
PPMU FV OR FI, CHANNEL O/CHANNEL 1
[0] = PPMU FV MODE
1 = PPMU FI MODE
PPMU_RANGE_x[4:2]
PPMU RANGE, CHANNEL O/CHANNEL 1
[ $0 X X$ ] = PPMU RANGE E $(2 \mu A)$
$100=$ PPMU RANGE D ( $10 \mu \mathrm{~A})$
$101=$ PPMU RANGE C $(100 \mu A)$
$110=$ PPMU RANGE B (1mA)
111 = PPMU RANGE A ( 40 mA )
PPMU_STANDBY_x[1]
PPMU STANDBY, CHANNEL O/CHANNEL 1
[0] = PPMU FULL POWER ACTIVE
1 = PPMU FULL POWER STANDBY
PPMU_ENABLE_x[0]
PPMU POWER ENABLE, CHANNEL O/CHANNEL 1
[0] = PPMU LOW POWER OFF
1 = PPMU FULL POWER ON


Figure 152. Alarm Mask Register (Address 0x1D)


L_FLAG_x[0]
UNDERVOLTAGE ALARM FLAG, CHANNEL O/CHANNEL 1
[0] = UNDERVOLTAGE FAULT NOT DETECTED.
1 = UNDERVOLTAGE FAULT DETECTED.
WHEN ALARM_OVDL_FLAG_x IS SET, AN UNDERVOLTAGE FAULT CONDITION IS DETECTED ON CHANNEL $x$ DUTx PIN ACCORDING TO THE THRESHOLD SET IN THE OVDL DAC REGISTER. THIS FLAG IS SUBORDINATE TO THE ALARM_OVD_MASK_x CONTROL BIT, AND AUTOMATICALLY RESETS AFTER ANY READ FROM THE ALARM STATE REGISTER.

Figure 153. Alarm State Register (Address 0x1E) (Read Only)


CHAN 0: PRODUCT SERIALIZATION CODE LOW (LOWER HALF)
CHAN 1: PRODUCT SERIALIZATION CODE HIGH (UPPER HALF)

## DEFAULT TEST CONDITIONS

Table 30. Default Test Conditions

| Name | SPI Address | Default Test Condition | Description |
| :---: | :---: | :---: | :---: |
| VIHx DAC Levels | Address 0x01[x] | 2.0 V |  |
| VITx/VCOMx DAC Levels | Address 0x02[x] | 1.0 V |  |
| VILx DAC Levels | Address 0x03[x] | 0.0 V |  |
| VOHx DAC Levels | Address 0x06[x] | 5.0 V |  |
| VOLx DAC Levels | Address 0x07[x] | $-2.0 \mathrm{~V}$ |  |
| POHx DAC Levels | Address 0x0D[x | 5.5 V |  |
| POLx DAC Levels | Address 0x0E[x] | $-2.0 \mathrm{~V}$ |  |
| VCHx DAC Levels | Address 0x04[x] | 5.0 V |  |
| VCLx DAC Levels | Address 0x05[x] | $-2.0 \mathrm{~V}$ |  |
| PCHx DAC Levels | Address 0x0B[x] | 7.0 V |  |
| PCLx DAC Levels | Address 0x0C[x] | -2.0 V |  |
| VIOHx DAC Levels | Address 0x08[x] | 0.0 mA |  |
| VIOLx DAC Levels | Address 0x09[x] | 0.0 mA |  |
| PPMUx DAC Levels | Address 0x0A[x] | 0.0 V |  |
| OVDH DAC Level | Address 0x0F[1] | 5.0 V |  |
| OVDL DAC Level | Address 0x0F[0] | -2.0 V |  |
| DAC Control Register | Address 0x11[0] | 0x0000 | DAC calibration disabled, DAC load mode is immediate |
| SPI Control Register | Address 0x12[1] | 0x0000 | SDO pin is always active, independent of $\overline{C S}$ state |
| DRV Control Registers | Address 0x19[x] | 0x0000 | Driver disabled in low leakage mode, DATx/RCVx inputs are multiplexed to primary channels, CLC is off, driver responds high-Z to RCVx inputs when enabled |
| CMP Control Registers | Address 0x1A[x] | 0x0000 | Normal window comparator mode, CLC is off, hysteresis is off |
| LOAD Control Registers | Address 0x1B[x] | 0x0000 | Active load is disabled and in power-down mode |
| PPMU Control Registers | Address 0x1C[x] | 0x0000 | PPMU disabled and in power-down mode, mode set FVMV Range E, <br>  clamps disabled |
| ALARM Mask Registers | Address 0x1D[x] | 0x0085 | Disable PPMU and overvoltage detector alarm functions |
| Calibration m Coefficients | Not applicable | 1.0 (0xFFFF) |  |
| Calibration c Coefficients | Not applicable | 0.0 (0x8000) |  |
| DATx, RCVx Inputs | Not applicable | Static low |  |
| SCLK Input | Not applicable | Static low |  |
| DUTx Pins | Not applicable | Unterminated |  |
| CMPHx, CMPLx Outputs | Not applicable | Unterminated |  |
| Vdutgnd | Not applicable | 0.0V |  |

## Data Sheet <br> ADATE320

## EXTERNAL COMPONENTS

In addition to the external components identified in Table 31 and Table 32, see the Power Supply, Grounding, and Typical

Decoupling Strategy section for further information about recommended power supply decoupling capacitors.

Table 31. PPMU External Compensation Capacitors

| External Components Value (pF) | Location |
| :--- | :--- |
| 1000 pF | Between the CFFB0 and CFFA0 pins |
| 1000 pF | Between the CFFB1 and CFFA1 pins |

Table 32. Other External Components

| External Components Value (k $\Omega$ ) | Location |
| :--- | :--- |
| $10 \mathrm{k} \Omega$ | $\overline{\mathrm{ALARM}}$ pull-up resistor to VDD |
| $1 \mathrm{k} \Omega$ | $\overline{\mathrm{BUSY}}$ pull-up resistor to VDD |

## OUTLINE DIMENSIONS



NOTES:

1. FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO

THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET.
2. TIEBARS MAY OR MAY NOT BE SOLDERED TO THE BOARD.

Figure 155. 84-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
$10 \mathrm{~mm} \times 10 \mathrm{~mm}$ Body, Very Thin Quad (CP-84-2)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADATE320KCPZ $_{\text {ADATE320-1KCPZ }}$ | $25^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | $84-$ Lead LFCSP_VQ with Exposed Pad (Tray) |
| CP-84-2 |  |  |  |

${ }^{1} Z=$ RoHS Compliant Part.

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
ADATE320KCPZ ADATE320-1KCPZ


[^0]:    ${ }^{1} \mathrm{X}$ means don't care.
    ${ }^{2}$ The PPMUx MV/MI inputs to the PPMU go/no-go comparators always come directly from the respective internal PPMU instrumentation amplifiers, not from the PPMU_Mx output pins (see Figure 144). The internal instrumentation amplifiers are independently configured for either measure voltage (MV) or measure current (MI), depending on the settings of the PPMU_MEAS_VI_x control bit, as described in Figure 151. When PPMU power is not enabled, the respective go/no-go comparator outputs are locked to a static low state (see Table $\overline{2} 1$ ).

[^1]:    ${ }^{1} \mathrm{X}$ means don't care.
    ${ }^{2}$ When applicable, PPMU_M0 is connected to the internal temperature sensor node (VTHERM), and PPMU_M1 is connected to the internal temperature sensor reference ground node (AGND) (see Figure 144).

[^2]:    ${ }^{1} \mathrm{X}$ means don't care.

[^3]:    ${ }^{1} \mathrm{X}$ means don't care for the respective field.
    ${ }^{2}$ CC represents two contiguous binary channel bits.
    ${ }^{3}$ DDDD represents four-digit hexadecimal data.
    ${ }^{4}$ The active load VIOHx and VIOLx voltage offsets are guaranteed to be nonzero and positive. These offsets result in a nonzero current for each IOHx and IOLx level following valid reset sequence and prior to calibration. Furthermore, the active load is forced into the active on state following a reset, which facilitates a soft connect of the DUTx pin to $\mathrm{VCOMx}=0.0 \mathrm{~V}$ following a valid reset sequence (with small but nonzero IOHx and IOLx currents).

