## DAC8562

## FEATURES

Complete 12-Bit DAC
No External Components
Single +5 Volt Operation
1 mV/Bit with 4.095 V Full Scale
True Voltage Output, $\pm 5 \mathrm{~mA}$ Drive
Very Low Power - $\mathbf{3}$ mW
APPLICATIONS
Digitally Controlled Calibration
Servo Controls
Process Control Equipment
PC Peripherals

## FUNCTIONAL BLOCK DIAGRAM



## GENERAL DESCRIPTION

The DAC8562 is a complete, parallel input, 12-bit, voltage output DAC designed to operate from a single +5 volt supply. Built using a CBCMOS process, these monolithic DACs offer the user low cost, and ease-of-use in +5 volt only systems.

Included on the chip, in addition to the DAC, is a rail-to-rail amplifier, latch and reference. The reference (REFOUT) is trimmed to 2.5 volts, and the on-chip amplifier gains up the DAC output to 4.095 volts full scale. The user needs only supply a +5 volt supply.
The DAC8562 is coded straight binary. The op amp output swings from 0 to +4.095 volts for a one millivolt per bit resolution, and is capable of driving $\pm 5 \mathrm{~mA}$. Built using low tempera-ture-coefficient silicon-chrome thin-film resistors, excellent linearity error over temperature has been achieved as shown below in the linearity error versus digital input code plot.

Digital interface is parallel and high speed to interface to the fastest processors without wait states. The interface is very simple requiring only a single $\overline{\mathrm{CE}}$ signal. An asynchronous $\overline{\mathrm{CLR}}$ input sets the output to zero scale.

REV. A

[^0]The DAC8562 is available in two different 20-pin packages, plastic DIP and SOL-20. Each part is fully specified for operation over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and the full $+5 \mathrm{~V} \pm 5 \%$ power supply range.
For MIL-STD-883 applications, contact your local ADI sales office for the DAC8562/883 data sheet which specifies operation over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.


Figure 1. Linearity Error vs. Digital Input Code Plot

## DAC8562-SPECIFICATIONS <br> 

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> Zero-Scale Error Full-Scale Voltage <br> Full-Scale Tempco | $\begin{aligned} & \mathrm{N} \\ & \mathrm{INL} \\ & \\ & \mathrm{DNL} \\ & \mathrm{~V}_{\mathrm{ZSE}} \\ & \mathrm{~V}_{\mathrm{FS}} \\ & \\ & \mathrm{TCV}_{\mathrm{FS}} \end{aligned}$ | Note 2 <br> E Grade <br> F Grade <br> No Missing Codes <br> Data $=000_{\mathrm{H}}$ <br> Data $-\mathrm{FFF}_{\mathrm{H}}{ }^{3}$ <br> E Grade <br> F Grade <br> Notes 3, 4 | $\begin{aligned} & 12 \\ & -1 / 2 \\ & -1 \\ & -1 \\ & \\ & \\ & 4.087 \\ & 4.079 \end{aligned}$ | $\begin{aligned} & \pm 1 / 4 \\ & \pm 3 / 4 \\ & \pm 3 / 4 \\ & +1 / 2 \\ & \\ & 4.095 \\ & 4.095 \\ & \pm 16 \end{aligned}$ | $\begin{aligned} & +1 / 2 \\ & +1 \\ & +1 \\ & +3 \\ & \\ & 4.103 \\ & 4.111 \end{aligned}$ | $\begin{aligned} & \text { Bits } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \\ & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| ANALOG OUTPUT <br> Output Current Load Regulation at Half Scale Capacitive Load | $\mathrm{I}_{\text {OUT }}$ <br> $\mathrm{LD}_{\text {REG }}$ <br> $\mathrm{C}_{\mathrm{L}}$ | $\begin{aligned} & \text { Data }=800_{\mathrm{H}} \\ & \mathrm{R}_{\mathrm{L}}=402 \Omega \text { to } \infty, \text { Data }=800_{\mathrm{H}} \\ & \text { No Oscillation }{ }^{4} \end{aligned}$ | $\pm 5$ | $\begin{aligned} & \pm 7 \\ & 1 \\ & 500 \end{aligned}$ | 3 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{LSB} \\ & \mathrm{pF} \end{aligned}$ |
| REFERENCE OUTPUT <br> Output Voltage Output Source Current Line Rejection Load Regulation | $\mathrm{V}_{\text {REF }}$ <br> $\mathrm{I}_{\text {REF }}$ <br> $\mathrm{LN}_{\text {REJ }}$ <br> $L_{\text {REG }}$ | Note 5 $\mathrm{I}_{\mathrm{REF}}=0 \text { to } 5 \mathrm{~mA}$ | $\begin{aligned} & 2.484 \\ & 5 \end{aligned}$ | $\begin{aligned} & 2.500 \\ & 7 \end{aligned}$ | $\begin{aligned} & 2.516 \\ & 0.08 \\ & 0.1 \end{aligned}$ | V <br> mA <br> \%/V <br> \%/mA |
| LOGIC INPUTS <br> Logic Input Low Voltage Logic Input High Voltage Input Leakage Current Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ | Note 4 | 2.4 |  | $\begin{aligned} & 0.8 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| INTERFACE TIMING SPECIFICATIONS ${ }^{1,4}$ <br> Chip Enable Pulse Width <br> Data Setup <br> Data Hold <br> Clear Pulse Width | $\mathrm{t}_{\text {CEW }}$ <br> $\mathrm{t}_{\mathrm{DS}}$ <br> $\mathrm{t}_{\mathrm{DH}}$ <br> $\mathrm{t}_{\text {CLRW }}$ |  | $\begin{aligned} & 30 \\ & 30 \\ & 10 \\ & 20 \end{aligned}$ |  |  | ns <br> ns <br> ns <br> ns |
| AC CHARACTERISTICS ${ }^{4}$ <br> Voltage Output Settling Time ${ }^{6}$ Digital Feedthrough | ${ }_{\text {t }}^{\text {S }}$ | To $\pm 1$ LSB of Final Value |  | $\begin{aligned} & 16 \\ & 35 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{nV} \mathrm{sec} \end{aligned}$ |
| SUPPLY CHARACTERISTICS <br> Positive Supply Current <br> Power Dissipation <br> Power Supply Sensitivity | $\begin{aligned} & \mathrm{I}_{\mathrm{DD}} \\ & \mathrm{P}_{\mathrm{DISS}} \\ & \text { PSS } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & \Delta \mathrm{~V}_{\mathrm{DD}}= \pm 5 \% \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 0.6 \\ & 15 \\ & 3 \\ & 0.002 \end{aligned}$ | $\begin{aligned} & 6 \\ & 1 \\ & 30 \\ & 5 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \\ & \% / \% \end{aligned}$ |

## NOTES

${ }^{1}$ All input control signals are specified with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}(10 \%$ to $90 \%$ of $+5 \mathrm{~V})$ and timed from a voltage level of 1.6 V .
${ }^{2} 1 \mathrm{LSB}=1 \mathrm{mV}$ for 0 to +4.095 V output range.
${ }^{3}$ Includes internal voltage reference error.
${ }^{4}$ These parameters are guaranteed by design and not subject to production testing.
${ }^{5}$ Very little sink current is available at the REFOUT pin. Use external buffer if setting up a virtual ground.
${ }^{6}$ The settling time specification does not apply for negative going transitions within the last 6 LSBs of ground. Some devices exhibit double the typical settling time in this 6 LSB region.
Specifications subject to change without notice.

## 

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Relative Accuracy Differential Nonlinearity Zero-Scale Error Full-Scale Voltage Reference Output Voltage | INL <br> DNL <br> $\mathrm{V}_{\text {ZSE }}$ <br> $\mathrm{V}_{\mathrm{FS}}$ <br> $\mathrm{V}_{\text {REF }}$ | No Missing Codes <br> Data $=000_{\mathrm{H}}$ <br> Data $=\mathrm{FFF}_{\mathrm{H}}$ | $\begin{aligned} & -1 \\ & -1 \\ & 4.085 \\ & 2.490 \end{aligned}$ | $\begin{aligned} & \pm 3 / 4 \\ & \pm 3 / 4 \\ & +1 / 2 \\ & 4.095 \\ & 2.500 \end{aligned}$ | $\begin{aligned} & +1 \\ & +1 \\ & +3 \\ & 4.105 \\ & 2.510 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| LOGIC INPUTS <br> Logic Input Low Voltage Logic Input High Voltage Input Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{I}} \end{aligned}$ |  | 2.4 |  | $\begin{gathered} 0.8 \\ 10 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \end{aligned}$ |
| SUPPLY CHARACTERISTICS <br> Positive Supply Current <br> Power Dissipation <br> Power Supply Sensitivity | $\begin{aligned} & \mathrm{I}_{\mathrm{DD}} \\ & \mathrm{P}_{\mathrm{DISS}} \\ & \text { PSS } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & \Delta \mathrm{~V}_{\mathrm{DD}}= \pm 5 \% \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 0.6 \\ & 15 \\ & 3 \\ & 0.002 \end{aligned}$ | $\begin{aligned} & 6 \\ & 1 \\ & 30 \\ & 5 \\ & 0.004 \end{aligned}$ | mA <br> mA <br> mW <br> mW <br> \%/\% |

## NOTE

${ }^{1}$ Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


#### Abstract

ABSOLUTE MAXIMUM RATINGS ${ }^{\star}$ $\mathrm{V}_{\mathrm{DD}}$ to DGND and AGND . . . . . . . . . . . . . . . . $-0.3 \mathrm{~V},+10 \mathrm{~V}$ Logic Inputs to DGND . . . . . . . . . . . . . . $-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ V OUt to AGND . . . . . . . . . . . . . . . . . . . . . $-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ $\mathrm{V}_{\text {REFOUT }}$ to AGND . . . . . . . . . . . . . . . . . . $-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . . $-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}$ I Package Power Dissipation .................. $\left(\mathrm{T}_{\mathrm{J}} \max -\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$ Thermal Resistance $\theta_{\mathrm{JA}}$ 20-Pin Plastic DIP Package (P) . . . . . . . . . . . . . . . $74^{\circ} \mathrm{C} / \mathrm{W}$ 20-Lead SOIC Package (S) . . . . . . . . . . . . . . . . . . . $89^{\circ} \mathrm{C} / \mathrm{W}$ Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}} \max$ ) . . . . . . . . . . $150^{\circ} \mathrm{C}$ Operating Temperature Range . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$ *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 2. Timing Diagram
Table I. Control Logic Truth Table

| $\overline{\overline{\mathbf{C E}}}$ | $\overline{\mathbf{C L R}}$ | DAC Register Function |
| :--- | :--- | :--- |
| H | H | Latched |
| L | H | Transparent |
| $\uparrow+$ | H | Latched with New Data |
| X | L | Loaded with All Zeros |
| H | $\uparrow+$ | Latched All Zeros |

[^1]
## CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

PIN CONFIGURATIONS


ORDERING GUIDE

| Model | INL <br> (LSB) | Temperature <br> Range | Package <br> Option |
| :--- | :--- | :--- | :--- |
| DAC8562EP | $\pm 1 / 2$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{N}-20$ |
| DAC8562FP | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{N}-20$ |
| DAC8562FS | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{R}-20$ |
| DAC8562GBC | $\pm 1$ | $+25^{\circ} \mathrm{C}$ | Dice |

DICE CHARACTERISTICS


SUBSTRATE IS COMMON WITH $V_{D D}$.
TRANSISTOR COUNT: 524
DIE SIZE: $0.70 \times 0.105$ INCH; 7350 SQ MILS

Table II. Nominal Output Voltage vs. Input Code

| Binary | Hex | Decimal | Output (V) |
| :--- | :--- | :--- | :--- |
| 000000000000 | 000 | 0 | 0.000 Zero Scale |
| 000000000001 | 001 | 1 | 0.001 |
| 000000000010 | 002 | 2 | 0.002 |
| 000000001111 | 00 F | 15 | 0.015 |
| 000000010000 | 010 | 16 | 0.016 |
| 000011111111 | 0 FF | 255 | 0.255 |
| 000100000000 | 100 | 256 | 0.256 |
| 00011111111 | 1 FF | 511 | 0.511 |
| 001000000000 | 200 | 512 | 0.512 |
| 00111111111 | 3 FF | 1023 | 1.023 |
| 010000000000 | 400 | 1024 | 1.024 |
| 01111111111 | 7 FF | 2047 | 2.047 |
| 100000000000 | 800 | 2048 | 2.048 Half Scale |
| 110000000000 | C 00 | 3072 | 3.072 |
| 11111111111 | FFF | 4095 | 4.095 Full Scale |

## PIN DESCRIPTIONS

$\left.\begin{array}{l|l|l}\hline \text { Pin } & \text { Name } & \text { Description } \\ \hline 20 & \text { V }_{\text {DD }} & \begin{array}{l}\text { Positive supply. Nominal value } \\ \text { +5 volts, } \pm 5 \% .\end{array} \\ 1-9 & \text { DB0-DB11 } & \begin{array}{l}\text { Twelve Binary Data Bit inputs. DB11 } \\ \text { is the MSB and DB0 is the LSB. } \\ 16 \\ 15\end{array} \\ \hline \overline{\text { CE }} & \overline{\text { CLR }} & \begin{array}{l}\text { Active Enable. Active low input. } \\ \text { DAC register to zero, setting the DAC } \\ \text { to minimum scale. }\end{array} \\ 12 & \text { AGND } & \begin{array}{l}\text { Digital ground for input logic. } \\ \text { Analog Ground. Ground reference for } \\ \text { the internal bandgap reference voltage, } \\ \text { the DAC, and the output buffer. } \\ \text { Voltage output from the DAC. Fixed } \\ \text { output voltage range of 0 V to 4.095 V } \\ \text { with 1 mV/LSB. An internal tempera- }\end{array} \\ \text { ture stabilized reference maintains a } \\ \text { fixed full-scale voltage independent of } \\ \text { time, temperature and power supply } \\ \text { variations. } \\ \text { Nominal 2.5 V reference output volt- } \\ \text { age. This node must be buffered if re- } \\ \text { quired to drive external loads. } \\ \text { No Connection. Leave pin floating. }\end{array}\right]$

## OPERATION

The DAC8562 is a complete ready to use 12-bit digital-toanalog converter. Only one +5 V power supply is necessary for operation. It contains a voltage-switched, 12-bit, laser-trimmed digital-to-analog converter, a curvature-corrected bandgap reference, a rail-to-rail output op amp, and a DAC register. The parallel data interface consists of 12 data bits, DB0-DB11, and a active low $\overline{\mathrm{CE}}$ strobe. In addition, an asynchronous $\overline{\mathrm{CLR}}$ pin will set all DAC register bits to zero causing the $V_{\text {Out }}$ to become zero volts. This function is useful for power on reset or system failure recovery to a known state.

## D/A CONVERTER SECTION

The internal DAC is a 12-bit voltage-mode device with an output that swings from AGND potential to the 2.5 volt internal bandgap voltage. It uses a laser trimmed R-2R ladder which is switched by N channel MOSFETs. The output voltage of the DAC has a constant resistance independent of digital input code. The DAC output (not available to the user) is internally connected to the rail-to-rail output op amp.

## AMPLIFIER SECTION

The internal DAC's output is buffered by a low power consumption precision amplifier. This low power amplifier contains a differential PNP pair input stage which provides low offset voltage and low noise, as well as the ability to amplify the zeroscale DAC output voltages. The rail-to-rail amplifier is configured in a gain of $1.6384(=4.095 \mathrm{~V} / 2.5 \mathrm{~V})$ in order to set the 4.095 volt full-scale output ( $1 \mathrm{mV} / \mathrm{LSB}$ ). See Figure 3 for an equivalent circuit schematic of the analog section.


Figure 3. Equivalent DAC8562 Schematic of Analog Portion
The op amp has a $16 \mu$ s typical settling time to $0.01 \%$. There are slight differences in settling time for negative slewing signals versus positive. See the oscilloscope photos in the Typical Performances section of this data sheet.

## OUTPUT SECTION

The rail-to-rail output stage of this amplifier has been designed to provide precision performance while operating near either power supply. Figure 4 shows an equivalent output schematic of the rail-to-rail amplifier with its N channel pull down FETs that will pull an output load directly to GND. The output sourcing
current is provided by a $P$ channel pull-up device that can supply GND terminated loads, especially important at the $-5 \%$ supply tolerance value of 4.75 volts.


Figure 4. Equivalent Analog Output Circuit
Figures 5 and 6 in the typical performance characteristics section provide information on output swing performance near ground and full scale as a function of load. In addition to resistive load driving capability, the amplifier has also been carefully designed and characterized for up to 500 pF capacitive load driving capability.

## REFERENCE SECTION

The internal 2.5 V curvature-corrected bandgap voltage reference is laser trimmed for both initial accuracy and low temperature coefficient. The voltage generated by the reference is available at the REFOUT pin. Since REFOUT is not intended to drive external loads, it must be buffered-refer to the applications section for more information. The equivalent emitter follower output circuit of the REFOUT pin is shown in Figure 3.
Bypassing the REFOUT pin is not required for proper operation. Figure 7 shows broadband noise performance.

## POWER SUPPLY

The very low power consumption of the DAC8562 is a direct result of a circuit design optimizing use of the CBCMOS process. By using the low power characteristics of the CMOS for the logic, and the low noise, tight matching of the complementary bipolar transistors, good analog accuracy is achieved.
For power-consumption sensitive applications it is important to note that the internal power consumption of the DAC8562 is strongly dependent on the actual logic-input voltage-levels present on the DB0-DB11, $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CLR}}$ pins. Since these inputs are standard CMOS logic structures, they contribute static power dissipation dependent on the actual driving logic $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ voltage levels. The graph in Figure 9 shows the effect on total DAC8562 supply current as a function of the actual value of input logic voltage. Consequently for optimum dissipation use of CMOS logic versus TTL provides minimal dissipation in the static state. $\mathrm{A} \mathrm{V}_{\mathrm{INL}}=0 \mathrm{~V}$ on the $\mathrm{DB} 0-\mathrm{DB} 11$ pins provides the lowest standby dissipation of $600 \mu \mathrm{~A}$ with a +5 V power supply.

## DAC8562

As with any analog system, it is recommended that the DAC8562 power supply be bypassed on the same PC card that contains the chip. Figure 10 shows the power supply rejection versus frequency performance. This should be taken into account when using higher frequency switched-mode power supplies with ripple frequencies of 100 kHz and higher.
One advantage of the rail-to-rail output amplifier used in the DAC8562 is the wide range of usable supply voltage. The part is fully specified and tested over temperature for operation from +4.75 V to +5.25 V . If reduced linearity and source current capability near full scale can be tolerated, operation of the DAC8562 is possible down to +4.3 volts. The minimum operating supply voltage versus load current plot, in Figure 11, provides information for operation below $\mathrm{V}_{\mathrm{DD}}=+4.75 \mathrm{~V}$.

## TIMING AND CONTROL

The DAC8562 has a 12-bit DAC register that simplifies interface to a 12 -bit (or wider) data bus. The latch is controlled by the Chip Enable ( $\overline{\mathrm{CE}})$ input. If the application does not involve a data bus, wiring $\overline{\mathrm{CE}}$ low allows direct operation of the DAC.

The data latch is level triggered and acquires data from the data bus during the time period when $\overline{\mathrm{CE}}$ is low. When $\overline{\mathrm{CE}}$ goes high, the data is latched into the register and held until $\overline{\mathrm{CE}}$ returns low. The minimum time required for the data to be present on the bus before $\overline{\mathrm{CE}}$ returns high is called the data setup time ( $\mathrm{t}_{\mathrm{DS}}$ ) as seen in Figure 2. The data hold time ( $\mathrm{t}_{\mathrm{DH}}$ ) is the amount of time that the data has to remain on the bus after $\overline{\mathrm{CE}}$ goes high. The high speed timing offered by the DAC8562 provides for direct interface with no wait states in all but the fastest microprocessors.

## Typical Performance Characteristics



Figure 5. Output Swing vs. Load


Figure 8. Broadband Noise


Figure 6. Pull-Down Voltage vs. Output Sink Current Capability


Figure 9. Supply Current vs. Logic Input Voltage


Figure 7. Iout vs. Vout


Figure 10. Power Supply Rejection vs. Frequency


Figure 11. Minimum Supply Voltage vs. Load


TIME - 10 $\boldsymbol{\mu s} /$ DIV

Figure 14. Output Voltage Rise Time Detail


Figure 17. Total Unadjusted Error Histogram


Figure 12. Midscale Transition Performance


Figure 15. Output Voltage Fall Time Detail


Figure 18. Full-Scale Voltage vs. Temperature


Figure 13. Large Signal Settling Time


Figure 16. Linearity Error vs. Digital Code


Figure 19. Zero-Scale Voltage vs. Temperature

## DAC8562-Typical Performance Characteristics



Figure 20. Output Voltage Noise Density vs. Frequency


Figure 21. Long-Term Drift Accelerated by Burn-In


Figure 24. Digital Feedthrough vs. Time


Figure 22. Supply Current vs. Temperature

Figure 23. Reference Startup vs. Time



Figure 27. Reference Line
Regulation vs. Temperature

## APPLICATIONS SECTION

## Power Supplies, Bypassing, and Grounding

All precision converter products require careful application of good grounding practices to maintain full-rated performance. Because the DAC8562 has been designed for +5 V applications, it is ideal for those applications under microprocessor or microcomputer control. In these applications, digital noise is prevalent; therefore, special care must be taken to assure that its inherent precision is maintained. This means that particularly good engineering judgment should be exercised when addressing the power supply, grounding, and bypassing issues using the DAC8562.
The power supply used for the DAC8562 should be well filtered and regulated. The device has been completely characterized for $\mathrm{a}+5 \mathrm{~V}$ supply with a tolerance of $\pm 5 \%$. Since a +5 V logic supply is almost universally available, it is not recommended to connect the DAC directly to an unfiltered logic supply without careful filtering. Because it is convenient, a designer might be inclined to tap a logic circuit s supply for the DAC's supply. Unfortunately, this is not wise because fast logic with nanosecond transition edges induces high current pulses. The high transient current pulses can generate glitches hundreds of millivolts in amplitude due to wiring resistances and inductances. This high frequency noise will corrupt the analog circuits internal to the DAC and cause errors. Even though their spike noise is lower in amplitude, directly tapping the output of a +5 V system supplies can cause errors because these supplies are of the switching regulator type that can and do generate a great deal of high frequency noise. Therefore, the DAC and any associated analog circuitry should be powered directly from the system power supply outputs using appropriate filtering. Figure 28 illustrates how a clean, analog-grade supply can be generated from a +5 V logic supply using a differential LC filter with separate power supply and return lines. With the values shown, this filter can easily handle 100 mA of load current without saturating the ferrite cores. Higher current capacity can be achieved with larger ferrite cores. For lowest noise, all electrolytic capacitors should be low ESR (Equivalent Series Resistance) type.


Figure 28. Properly Filtering a +5 V Logic Supply Can Yield a High Quality Analog Supply

The DAC8562 includes two ground connections in order to minimize system accuracy degradation arising from grounding errors. The two ground pins are designated DGND (Pin 10) and AGND (Pin 12). The DGND pin is the return for the digital circuit sections of the DAC and serves as their input threshold reference point. Thus DGND should be connected to the same ground as the circuitry that drives the digital inputs.
Pin 12, AGND, serves as the supply rail for the internal voltage reference and the output amplifier. This pin should also serve as the reference point for all analog circuitry associated with the DAC8562. Therefore, to minimize any errors, it is recommended that the AGND connection of the DAC8562 be connected to a high quality analog ground. If the system contains any analog signal path carrying a significant amount of current, then that path should have its own return connection to Pin 12.
It is often advisable to maintain separate analog and digital grounds throughout a complete system, tying them common to one place only. If the common tie point is remote and an accidental disconnection of that one common tie point were to occur due to card removal with power on, a large differential voltage between the two commons could develop. To protect devices that interface to both digital and analog parts of the system, such as the DAC8562, it is recommended that the common ground tie points be provided at each such device. If only one system ground can be connected directly to the DAC8562, it recommended that the analog common be used. If the system's AGND has suitably low impedance, then the digital signal currents flowing in it should not seriously affect the ground noise. The amount of digital noise introduced by connecting the two grounds together at the device will not adversely affect system performance due to loss of digital noise immunity.
Generous bypassing of the DAC's supply goes a long way in reducing supply line-induced errors. Local supply bypassing consisting of a $10 \mu \mathrm{~F}$ tantalum electrolytic in parallel with a $0.1 \mu \mathrm{~F}$ ceramic is recommended. The decoupling capacitors should be connected between the DAC's supply pin (Pin 20) and the ana$\log$ ground (Pin 12). Figure 29 shows how the DGND, AGND, and bypass connections should be made to the DAC8562.


Figure 29. Recommended Grounding and Bypassing Scheme for the DAC-8562

## DAC8562

## Unipolar Output Operation

This is the basic mode of operation for the DAC8562. As shown in Figure 30, the DAC8562 has been designed to drive loads as low as $820 \Omega$ in parallel with 500 pF . The code table for this operation is shown in Table III.


Figure 30. Unipolar Output Operation
Table III. Unipolar Code Table

| Hexadecimal Number <br> in DAC Register | Decimal Number <br> in DAC Register | Analog Output <br> Voltage (V) |
| :--- | :--- | :--- |
| FFF | 4095 | +4.095 |
| 801 | 2049 | +2.049 |
| 800 | 2048 | +2.048 |
| 7 FF | 2047 | +2.047 |
| 000 | 0 | 0 |

Operating the DAC8562 on +12 V or +15 V Supplies Only Although the DAC8562 has been specified to operate on a single, +5 V supply, a single +5 V supply may not be available in many applications. Since the DAC8562 consumes no more than 6 mA , maximum, then an integrated voltage reference, such as the REF02, can be used as the DAC8562 +5 V supply. The configuration of the circuit is shown in Figure 31. Notice that the reference's output voltage requires no trimming because of the REF02's excellent load regulation and tight initial output voltage tolerance. Although the maximum supply current of the DAC8562 is 6 mA , local bypassing of the REF02's output with at least $0.1 \mu \mathrm{~F}$ at the DAC's voltage supply pin is recommended to prevent the DAC's internal digital circuits from affecting the DAC's internal voltage reference.


Figure 31. Operating the DAC8562 on +12 V or +15 V Supplies Using a REF02 Voltage Reference

## Measuring Offset Error

One of the most commonly specified endpoint errors associated with real-world nonideal DACs is offset error.

In most DAC testing, the offset error is measured by applying the zero-scale code and measuring the output deviation from 0 volt. There are some DACs where offset errors may be present but not observable at the zero scale because of other circuit limitations (for example, zero coinciding with single supply ground). In these DACs, nonzero output at zero code cannot be read as the offset error. In the DAC8562, for example, the zero-scale error is specified to be +3 LSB . Since zero scale coincides with zero volt, it is not possible to measure negative offset error.
By adding a pull-down resistor from the output of the DAC8562 to a negative supply as shown in Figure 32, offset errors can now be read at zero code. This configuration forces the output P-channel MOSFET to source current to the negative supply thereby allowing the designer to determine in which direction the offset error appears. The value of the resistor should be such that, at zero code, current through the resistor is $200 \mu \mathrm{~A}$ maximum.


Figure 32. Measuring Zero-Scale or Offset Error


Figure 33. Bipolar Output Operation

## Bipolar Output Operation

Although the DAC8562 has been designed for single supply operation, bipolar operation is achievable using the circuit illustrated in Figure 33. The circuit uses a single supply, rail-to-rail OP295 op amp and the DAC's internal +2.5 V reference to generate the -2.5 V reference required to level-shift the DAC output voltage. The circuit has been configured to provide an output voltage in the range $-5 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq+5 \mathrm{~V}$ and is coded in complementary offset binary. Although each DAC LSB corresponds to 1 mV , each output LSB has been scaled to 2.44 mV . Table IV provides the relationship between the digital codes and output voltage.
The transfer function of the circuit is given by:

$$
V_{O}=-1 m V \times \text { Digital Code } \times\left(\frac{R 4}{R 1}\right)+2.5 \times\left(\frac{R 4}{R 2}\right)
$$

and, for the circuit values shown, becomes:

$$
V_{O}=-2.44 m V \times \text { Digital Code }+5 \mathrm{~V}
$$

Table IV. Bipolar Code Table

| Hexadecimal Number <br> in DAC Register | Decimal Number <br> in DAC Register | Analog Output <br> Voltage (V) |
| :--- | :--- | :--- |
| FFF | 4095 | -49976 |
| 801 | 2049 | $-2.44 \mathrm{E}-3$ |
| 800 | 2048 | 0 |
| 7 FF | 2047 | $+2.44 \mathrm{E}-3$ |
| 000 | 0 | +5 |

To maintain monotonicity and accuracy, R1, R2, R4, R5, and R6 should be selected to match within $0.01 \%$ and must all be of the same (preferably metal foil) type to assure temperature coefficient matching. Mismatching between R1 and R2 causes offset and gain errors while an R4 to R1 and R2 mismatch yields gain errors.
For applications that do not require high accuracy, the circuit illustrated in Figure 34 can also be used to generate a bipolar output voltage. In this circuit, only one op amp is used and no potentiometers are used for offset and gain trim The output voltage is coded in offset binary and is given by:

$$
\begin{gathered}
V_{O}=1 m V \times \text { Digital Code } \times\left(\frac{R 4}{R 3+R 4}\right) \times\left(1+\frac{R 2}{R 1}\right) \\
-R E F O U T \times\left(\frac{R 2}{R 1}\right)
\end{gathered}
$$

For the $\pm 25 \mathrm{~V}$ output range and the circuit values shown in the table, the transfer equation becomes:

$$
V_{O}=1.22 m V \times \text { Digital Code }-2.5 \mathrm{~V}
$$

Similarly, for the $\pm 5 \mathrm{~V}$ output range, the transfer equation becomes:

$$
V_{O}=2.44 m V \times \text { Digital Code }-5 V
$$

Note that, for $\pm 5 \mathrm{~V}$ output voltage operation, R 5 is required as a pull-down for REFOUT. Or, REFOUT can be buffered by an op amp configured as a follower that can source and sink current.


Figure 34. Bipolar Output Operation Without Trim Version 1

Alternatively, the output voltage can be coded in complementary offset binary using the circuit in Figure 35. This configuration eliminates the need for a pull-down resistor or an op amp for REFOUT The transfer equation of the circuit is given by:

$$
\begin{aligned}
& V_{O}=-1 m V \times \text { Digital Code } \times\left(\frac{R 2}{R 1}\right)+\text { REFOUT } \\
& \times\left(\frac{R 4}{R 3+R 4}\right) \times\left(1+\frac{R 2}{R 1}\right)
\end{aligned}
$$

and, for the values shown, becomes:

$$
V_{O}=-2.44 m V \times \text { Digital Code }+5 V
$$



Figure 35 Bipolar Output Operation Without Trim Version 2

## Generating a Negative Supply Voltage

Some applications may require bipolar output configuration, but only have a single power supply rail available. This is very common in data acquisition systems using microprocessor-based systems. In these systems, only $+12 \mathrm{~V},+15 \mathrm{~V}$, and/or +5 V are available. Shown in Figure 36 is a method of generating a negative supply voltage using one CD4049, a CMOS hex inverter, operating on +12 V or +15 V . The circuit is essentially a charge pump where two of the six are used as an oscillator. For the values shown, the frequency of oscillation is approximately 3.5 kHz and is fairly insensitive to supply voltage because $\mathrm{R} 1>2 \times \mathrm{R} 2$. The remaining four inverters are wired in parallel for higher output current. The square-wave output is level translated by C 2 to a negative-going signal, rectified using a pair of 1 N 4001 s , and then filtered by C3. With the values shown, the charge pump will provide an output voltage of -5 V for current loading in the range $0.5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 10 \mathrm{~mA}$ with a +15 V supply and $0.5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 7 \mathrm{~mA}$ with a +12 V supply.


Figure 36. Generating a -5 V Supply When Only +12 V or +15 V Are Available
Audio Volume Control
The DAC8562 is well suited to control digitally the gain or attenuation of a voltage controlled amplifiers. In professional
audio mixing consoles, music synthesizers, and other audio processors, VCAs, such as the SSM2018, adjust audio channel gain and attenuation from front panel potentiometers. The VCA provides a clean gain transition control of the audio level when the slew rate of the analog input control voltage, $\mathrm{V}_{\mathrm{C}}$, is properly chosen. The circuit in Figure 37 illustrates a volume control application using the DAC8562 to control the attenuation of the SSM2018.


Figure 37. Audio Volume Control
Since the supply voltage available in these systems is typically $\pm 15 \mathrm{~V}$ or $\pm 18 \mathrm{~V}$, a REF02 is used to supply the +5 V required to power the DAC. No trimming of the reference is required because of the reference's tight initial tolerance and low supply current consumption of the DAC8562. The SSM2018 is configured as a unity-gain buffer when its control voltage equals 0 volt. This corresponds to a $000_{\mathrm{H}}$ code from the DAC8562. Since the SSM2018 exhibits a gain constant of $-28 \mathrm{mV} / \mathrm{dB}$ (typical), the DAC's full-scale output voltage has to be scaled down by R6 and R7 to provide 80 dB of attenuation when the digital code equals $\mathrm{FFF}_{\mathrm{H}}$. Therefore, every DAC LSB corresponds to 0.02 dB of attenuation. Table V illustrates the attenuation versus digital code of the volume control circuit.

## Table V. SSM2018 VCA Attenuation vs. DAC8562 Input Code

| Hexadecimal Number <br> in DAC Register | Control Voltage <br> (V) | VCA Attenuation <br> $(\mathbf{d B})$ |
| :--- | :--- | :--- |
| 000 | 0 | 0 |
| 400 | +0.56 | 20 |
| 800 | +1.12 | 40 |
| C00 | +1.68 | 60 |
| FFF | +2.24 | 80 |

To compensate for the SSM2018's gain constant temperature coefficient of $-3300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, a $1 \mathrm{k} \Omega$, temperature-sensitive resistor (R7) manufactured by the Precision Resistor Company with a temperature coefficient of $+3500 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ is used. A $\mathrm{C}_{\text {CON }}$ of $1 \mu \mathrm{~F}$ provides a control transition time of 1 ms which yields a click-free change in the audio channel attenuation. Symmetry and offset trimming details of the VCA can be found in the SSM2018 data sheet.
Information regarding the PT146 $1 \mathrm{k} \Omega$ "Compensator" can be obtained by contacting:
Precision Resistor Company, Incorporated
10601 75th Street North
Largo, FL 34647
(813) 541-5771

## A High-Compliance, Digitally Controlled Precision Current

 SourceThe circuit in Figure 38 shows the DAC8562 controlling a high-compliance, precision current source using an AMP05 instrumentation amplifier. The AMP05's reference pin becomes the input, and the "old" inputs now monitor the voltage across a precision current sense resistor, $\mathrm{R}_{\mathrm{Cs}}$. Voltage gain is set to unity, so the transfer function is given by the following equation:

$$
I_{O U T}=\frac{V_{I N}}{R_{C S}}
$$

If $\mathrm{R}_{\mathrm{CS}}$ equals $100 \Omega$, the output current is limited to +10 mA with a 1 V input. Therefore, each DAC LSB corresponds to $2.4 \mu \mathrm{~A}$. If a bipolar output current is required, then the circuit in Figure 33 can be modified to drive the AMP05's reference pin with a $\pm 1 \mathrm{~V}$ input signal.
Potentiometer P1 trims the output current to zero with the input at 0 V . Fine gain adjustment can be accomplished by adjusting R1 or R2.

## A Digitally Programmable Window Detector

A digitally programmable, upper/lower limit detector using two DAC8562s is shown in Figure 39. The required upper and
lower limits for the test are loaded into each DAC individually by controlling HDAC/ $\overline{\mathrm{LDAC}}$. If a signal at the test input is not within the programmed limits, the output will indicate a logic zero which will turn the red LED on.


Figure 38. A High-Compliance, Digitally Controlled Precision Current Source


Figure 39. A Digitally Programmable Window Detector

## DAC8562

## Decoding Multiple DAC8562s

The $\overline{\mathrm{CE}}$ function of the DAC8562 can be used in applications to decode a number of DACs. In this application, all DACs receive the same input data; however, only one of the DACs' $\overline{\mathrm{CE}}$ input is asserted to transfer its parallel input register contents into the DAC. In this circuit, shown in Figure 40, the $\overline{\mathrm{CE}}$ timing is generated by a 74 HC 139 decoder and should follow the DAC8562's standard timing requirements. To prevent timing errors, the 74 HC 139 should not be activated by its ENABLE input while the coded address inputs are changing. A simple timing circuit, R1 and C1, connected to the DACs' $\overline{\text { CLR }}$ pins resets all DAC outputs to zero during power-up.

## MICROPROCESSOR INTERFACING

DAC-8562-MC68HC11 INTERFACE
The circuit illustrated in Figure 41 shows a parallel interface between the DAC8562 and a popular 8-bit microcontroller, the M68HC11, which is configured in a single-chip operating mode. The interface circuit consists of a pair of 74ACT11373 transparent latches and an inverter. The data is loaded into the latches in two 8 -bit bytes; the first byte contains the four most significant bits, and the lower 8 bits are in the second byte. Data is taken from the microcontroller's port B output lines, and three interface control lines, $\overline{\mathrm{CLR}}, \overline{\mathrm{CE}}$, and MSB/ $\overline{\mathrm{LSB}}$, are controlled by the M68HC11's PC2, PC1, and PC0 output lines, respectively. To transfer data into the DAC, PC0 is set, enabling U1's outputs. The first data byte is loaded into U1 where the four least significant bits of the byte are connected to MSB-DB8. PC0 is then cleared; this latches U1's inputs and enables U2's outputs. U2s outputs now become DB7-DB0. The DAC output is updated with the contents of U1 and U2
when PC1 is cleared. The DAC's $\overline{\mathrm{CLR}}$ input, controlled by the M68HC11's PC2 output line, provides an asynchronous clear function that sets the DAC's output to zero. Included in this section is the source code for operating the DAC-8562-M68HC11 interface.


Figure 40. Decoding Multiple DAC8562s Using the $\overline{C E}$ Pin


Figure 41. DAC8562 to MC68HC11 Interface

## DAC8562 - M68HC11 Interface Program Source Code

* 
* DAC8562 to M68HC11 Interface Assembly Program
* Adolfo A. Garcia
* September 14, 1992
* 
* M68HC11 Register definitions
* 

| $\star$ PORTB | EQU | $\$ 1004$ |
| :--- | :--- | :--- |
| PORTC | EQU | $\$ 1003$ |
| $\star$ |  |  |

Port C control register

* $\begin{array}{lll}\text { DDRC } & \text { EQU } \$ 1007\end{array}$
" $0,0,0,0 ; 0, \mathrm{CLR} /, \mathrm{CE} /$,MSB-LSB/"
Port C data direction
* 
* RAM variables: $\quad$ MSBS are encoded from $0(\mathrm{Hex})$ to $\mathrm{F}(\mathrm{Hex})$
* LSBS are encoded from 00 (Hex) to F (Hex)
* DAC requires two 8-bit loads

| MSBS | EQU | $\$ 00$ | Hi-byte: "0,0,0,0;MSB,DB10,DB9,DB8" <br> LSBS |
| :--- | :--- | :--- | :--- |
|  | EQU | $\$ 01$ | Lo-byte: "DB7,DB6,DB5,DB4;DB3,DB2, <br> DB1,DB0" |

* 

${ }^{\star}$ Main Program

|  | ORG | $\$$ C000 | Start of user's RAM in EVB |
| :--- | :--- | :--- | :--- |
| INIT | LDS | $\# \$ C F F F$ | Top of C page RAM |
| $\star$ |  |  |  |

${ }^{\star}$ Initialize Port C Outputs


|  | BSR | UPDATE |
| :--- | :--- | :--- |
| $\star$ | JMP | $\$$ E000 |$\quad$| Xfer 2 8-bit words to DAC8562 |
| :--- |
| $\star$ |

* 
* Subroutine UPDATE

UPDATE PSHX Save registers X, Y, and A
PSHY
PSHA
*

* Enter contents of the Hi-byte input register

* Clear DAC output to zero
* 

$$
\begin{array}{lll}
\text { BCLR } & \text { PORTC,Y } \$ 04 & \text { Assert CLR/ } \\
\text { BSET } & \text { PORTC,Y } \$ 04 & \text { De-assert CLR/ }
\end{array}
$$

* 
* Loading input buffer latches
* 

|  | BSET | PORTC,Y $\$ 01$ | Set hi-byte register load |
| :--- | :--- | :--- | :--- |
| TFRLP | LDAA | $0, \mathrm{X}$ | Get a byte to transfer via Port B |
|  | STAA | PORTB | Write data to input register |
| INX |  | Increment counter to next byte for transfer |  |
|  | CPX | \#LSBS+1 | Are we done yet? |
|  | BEQ | DUMP | If yes, update DAC output |
| BCLR | PORTC,Y $\$ 01$ | Latch hi-byte register and set lo-byte register |  |
|  |  | load |  |
|  | BRA | TFRLP |  |

REV. A
-15-

DAC8562-M68HC11 Interface Program Source Code (Continued)

* Update DAC output with contents of input registers
* 

DUMP BCLR PORTC, Y \$02 Assert CE/ BSET PORTC, Y $\$ 02$ Latch DAC register

PULA
When done, restore registers $\mathrm{X}, \mathrm{Y} \& \mathrm{~A}$
PULY
PULX
RTS ** Return to Main Program **

## OUTLINE DIMENSIONS

Dimensions shown in inches and（mm）．


# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
DAC8562FRUZ DAC8562FPZ DAC8562FSZ-REEL DAC8562FS DAC8562FP DAC8562FSZ


[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    $\uparrow+$ Positive Logic Transition; X Don't Care.

