# **HCPL-3180**

# 2.5 Amp Output Current, High Speed, Gate Drive Optocoupler




# **Data Sheet**



# **Description**

This family of devices consists of a GaAsP LED. The LED is optically coupled to an integrated circuit with a power stage. These optocouplers are ideally suited for high frequency driving of power IGBTs and MOSFETs used in Plasma Display Panels, high performance DC/DC converters, and motor control inverter applications.

### **Functional Diagram**



A 0.1  $\mu F$  bypass capacitor must be connected between pins  $V_{CC}$  and Ground.

### **Features**

- 2.5 A maximum peak output current
- 2.0 A minimum peak output current
- 250 kHz maximum switching speed
- High speed response: 200 ns maximum propagation delay over temperature range
- 10 kV/μs minimum Common Mode Rejection (CMR) at V<sub>CM</sub> = 1500 V
- Under Voltage Lock-Out protection (UVLO) with hysteresis
- Wide operating temperature range: -40°C to 100°C
- Wide V<sub>CC</sub> operating range: 10 V to 20 V
- · 20 ns typical pulse width distortion
- · Safety approvals:
  - UL approval, 3750 V<sub>rms</sub> for 1 minute
  - CSA approval
  - IEC/EN/DIN EN 60747-5-2 approval

### **Applications**

- Plasma Display Panel (PDP)
- Distributed Power Architecture (DPA)
- Switch Mode Rectifier (SMR)
- High performance DC/DC converter
- High performance Switching Power Supply (SPS)
- High performance Uninterruptible Power Supply (UPS)
- Isolated IGBT/Power MOSFET gate drive

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation, which may be induced by ESD.

# **Ordering Information**

HCPL-3180 is UL Recognized with 3750 Vrms for 1 minute per UL1577.

	Option								
Part Number	RoHS Compliant	Non RoHS Compliant	Package	Surface Mount	Gull Wing	Tape & Reel	IEC/EN/DIN EN 60747-5-2	Quantity	
	-000E	No option						50 per tube	
	-300E	-300		Х	χ			50 per tube	
UCDL 2100	-500E	-500	300 mil	Х	χ	Х		1000 per reel	
HCPL-3180	-060E	-060	DIP-8				Х	50 per tube	
	-360E	-360		Х	χ	Х	Х	50 per tube	
	-560E	-560	-	Х	χ	χ	Х	1000 per reel	

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

## Example 1:

HCPL-3180-560E to order product of 300 mil DIP Gull Wing Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-2 Safety Approval in RoHS compliant.

# Example 2:


HCPL-3180 to order product of 300 mil DIP package in tube packaging and non RoHS compliant.


Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Remarks: The notation '#XXX' is used for existing products, while (new) products launched since 15th July 2001 and RoHS compliant option will use '-XXXE'.

### **Package Outline Drawings**

# **HCPL-3180 Standard DIP Package**






DIMENSIONS IN MILLIMETERS AND (INCHES).
\* MARKING CODE LETTER FOR OPTION NUMBERS
"V" = OPTION 060
OPTION NUMBERS 300 AND 500 NOT MARKED.

NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.


### **HCPL-3180 Gull Wing Surface Mount Option 300**



DIMENSIONS IN MILLIMETERS (INCHES).
LEAD COPLANARITY = 0.10 mm (0.004 INCHES).


NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

# **Solder Reflow Temperature Profile**



Note: Non-halide flux should be used.

#### **Recommended Pb-Free IR Profile**



THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX.  $\rm T_{smax}$  = 200 °C,  $\rm T_{smin}$  = 150 °C

Note: Non-halide flux should be used.

# **Regulatory Information**

The HCPL-3180 has been approved by the following organizations:

### IEC/EN/DIN EN 60747-5-2

Approved under: IEC 60747-5-2:1997 + A1:2002 EN 60747-5-2:2001 + A1:2002 DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01 (Option 060 only)

#### UL

Approval under UL 1577, component recognition program up to  $V_{ISO} = 3750 \text{ Vrms}$ . File E55361.

#### CSA


Approval under CSA Component Acceptance Notice #5, File CA 88324.

## IEC/EN/DIN EN 60747-5-2 Insulation Characteristics (HCPL-3180 Option 060)

Description	Symbol	HCPL-3180	Unit
Installation classification per DIN EN 0110 1997-04			
for rated mains voltage $\leq 150  V_{rms}$		I - IV	
for rated mains voltage ≤ 300 V <sub>rms</sub>		I - III	
for rated mains voltage $\leq$ 600 $V_{rms}$		1-11	
Climatic Classification		55/100/21	
Pollution Degree (DIN EN 0110 1997-04)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	630	V <sub>peak</sub>
Input to Output Test Voltage, Method b* $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec, Partial Discharge $< 5$ pC	$V_{PR}$	1181	$V_{peak}$
Input to Output Test Voltage, Method a* $V_{IORM} \times 1.5 = V_{PR}$ , Type and Sample Test, $t_m = 60$ sec, Partial Discharge < 5 pC	$V_{PR}$	945	$V_{peak}$
Highest Allowable Overvoltage (Transient Overvoltage t <sub>ini</sub> = 10 sec)	V <sub>IOTM</sub>	6000	$V_{\text{peak}}$
Safety-limiting values – maximum values allowed in the event of a failure.			
Case Temperature	$T_S$	175	°C
Input Current**	I <sub>S,INPUT</sub>	230	mA
Output Power**	Ps, OUTPUT	600	mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	Rs	>10 <sup>9</sup>	Ω

<sup>\*</sup> Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section IEC/ EN/DIN EN 60747-5-2 for a detailed description of Method a and Method b partial discharge test profiles.

<sup>\*\*</sup> Refer to the following figure for dependence of P<sub>S</sub> and I<sub>S</sub> on ambient temperature.



# **Insulation and Safety Related Specifications**

Parameter	Symbol	HCPL-3180	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	7.1	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	7.4	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Note: Option 300 – surface mount classification is Class A in accordance with CECC 00802.

# **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units	Note		
Storage Temperature	T <sub>S</sub>	-55	125	°C			
Junction Temperature	TJ	-40	125	°C			
Average Input Current	I <sub>F(AVG)</sub>		25	mA	1		
Peak Transient Input Current (<1 µs pulse width, 300 pps)	I <sub>F(TRAN)</sub>		1.0	А			
Reverse Input Voltage	V <sub>R</sub>		5	V			
"High" Peak Output Current	I <sub>OH(PEAK)</sub>	I <sub>OH(PEAK)</sub>		А	2		
"Low" Peak Output Current	I <sub>OL(PEAK)</sub>	lol(peak)		Α	2		
Supply Voltage	$V_{CC}$ - $V_{EE}$	-0.5	25	V			
Output Voltage	V <sub>O(PEAK)</sub>	0	V <sub>CC</sub>	V			
Output Power Dissipation	PO		250	mW	3		
Total Power Dissipation	P <sub>T</sub>		295	mW	4		
Lead Solder Temperature	260°C for 10	260°C for 10 sec., 1.6 mm below seating plane					
Solder Reflow Temperature Profile	See Package	See Package Outline Drawings section					

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Note
Power Supply	$V_{CC}$ - $V_{EE}$	10	20	V	
Input Current (ON)	I <sub>F(ON)</sub>	10	16	mA	
Input Voltage (OFF)	$V_{F(OFF)}$	-3.6	0.8	V	
Operating Temperature	T <sub>A</sub>	-40	100	°C	

# **Electrical Specifications (DC)**

Over recommended operating conditions unless otherwise specified.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
High Level Output Current		0.5	тур.	wax.	A	$V_O = V_{CC} - 4$	2, 3, 17	5
nigii Level Output Current	Іон							
		2.0			Α	$V_O = V_{CC}-10$	2, 3, 17	2
Low Level Output Current	$I_{OL}$	0.5			Α	$V_O = V_{EE} + 2.5$	5, 6, 18	5
		2.0			Α	$V_O = V_{EE} + 10$	5, 6, 18	2
High Level Output Voltage	$V_{OH}$	$V_{CC}$ -4			V	$I_0 = -100 \text{ mA}$	1, 3, 19	6, 7
Low Level Output Voltage	V <sub>OL</sub>			0.5	V	I <sub>O</sub> = 100 mA	4, 6, 20	
High Level Supply Current	I <sub>CCH</sub>		3.0	6.0	mA	Output Open 7, 8 $I_F = 10$ to 16 mA		
Low Level Supply Current	I <sub>CCL</sub>		3.0	6.0	mA	Output Open $V_F = 3.0$ to 0.8	•	
Threshold Input Current Low to High	I <sub>FLH</sub>			8.0	mA	$I_O = 0 \text{ mA},$	9, 15, 21	
Threshold Input Voltage High to Low	$V_{FHL}$	0.8			V	$V_O > 5 V$		
Input Forward Voltage	V <sub>F</sub>	1.2	1.5	1.8	V	$I_F = 10 \text{ mA}$	16	
Temperature Coefficient of Input Forward Voltage	$\Delta V_F/\Delta T_A$		-1.6		mV/°C	$I_F = 10 \text{ mA}$		
UVLO Threshold	V <sub>UVLO+</sub>		7.9		V	$I_F = 10 \text{ mA},$		
	V <sub>UVLO</sub> -		7.4		V	$V_O > 5 V$	22, 33	
UVLO Hysteresis	UVLO <sub>HY</sub>	ST	0.5		V			
Input Reverse Breakdown Voltage	BV <sub>R</sub>	5			V	$I_R = 10 \mu A$		
Input Capacitance	C <sub>IN</sub>		60		pF	f = 1 MHz, $V_F = 0 V$		

# **Switching Specifications (AC)**

Over recommended operating conditions unless otherwise specified.


						Test		
Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions	Fig.	Note
Propagation Delay Time to High Output Level	t <sub>PLH</sub>	50	150	200	ns	$I_{F} = 10 \text{ mA},$	10, 11, 12, 13,	14
Propagation Delay Time to Low Output Level	t <sub>PHL</sub>	50	150	200	ns	$R_g = 10 \Omega$ , f = 250  kHz,	14, 23	
Pulse Width Distortion	PWD		20	65	ns	Duty Cycle = 50%	,	10
Propagation Delay Difference Between Any Two Parts or Channels	PDD (t <sub>PHL</sub> -t <sub>PLH</sub> )	-90		90	ns	C <sub>g</sub> = 10 nF	34, 35	10
Rise Time	t <sub>r</sub>		25		ns	CL = 1 nF,	23	
Fall Time	t <sub>f</sub>		25		ns	$R_g = 0 \Omega$		
UVLO turn On Delay	t <sub>UVLO ON</sub>		2.0		μs		22	
UVLO turn Off Delay	t <sub>UVLO OFF</sub>		0.3		μs		22	
Output High Level Common Mode Transient Immunity	CM <sub>H</sub>	10			kV/μs	$T_A = 25$ °C, $I_F = 10 \text{ to } 16 \text{ mA},$	24	11, 12
Output Low Level Common Mode Transient Immunity	CM <sub>L</sub>	10			kV/μs	$V_{CM} = 1.5 \text{ kV},$ $V_{CC} = 20 \text{ V}$	24	11, 13

#### **Package Characteristics**

						Test		
Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage	V <sub>ISO</sub>	3750			Vrms	T <sub>A</sub> = 25°C, RH < 50%		8,9
Input-Output Resistance	R <sub>I-0</sub>		10[11]		Ω	$V_{I-0} = 500 \text{ V}$		9
Input-Output Capacitance	C <sub>I-O</sub>		1		pF	Freq = 1 MHz		

### Notes:

- 1. Derate linearly above +70°C free air temperature at a rate of 0.3 mA/°C.
- 2. Maximum pulse width =  $10 \mu s$ , maximum duty cycle = 0.2%. This value is intended to allow for component tolerances for designs with IO peak minimum = 2.0 A. See Application section for additional details on limiting IOL peak.
- 3. Derate linearly above +70°C, free air temperature at the rate of 4.8 mW/°C.
- 4. Derate linearly above +70°C, free air temperature at the rate of 5.4 mW/°C. The maximum LED junction temperature should not exceed
- 5. Maximum pulse width =  $50 \mu s$ , maximum duty cycle = 0.5%.
- 6. In this test,  $V_{OH}$  is measured with a dc load current. When driving capacitive load  $V_{OH}$  will approach  $V_{CC}$  as  $I_{OH}$  approaches zero amps.
- 7. Maximum pulse width = 1 ms, maximum duty cycle = 20%.
- 8. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  $> 4500\,V_{rms}$  for 1 second (leakage detection current limit  $I_{I-O} < 5\,\mu A$ ).
- 9. Device considered a two-terminal device: pins on input side shorted together and pins on output side shorted together.
- 10. PWD is defined as  $|t_{PHL} t_{PLH}|$  for any given device.
- 11. Pin 1 and 4 need to be connected to LED common.
- 12. Common mode transient immunity in the high state is the maximum tolerable  $dV_{CM}/dt$  of the common mode pulse  $V_{CM}$  to assure that the output will remain in the high state (i.e.  $V_O > 10.0 \text{ V}$ ).
- 13. Common mode transient immunity in a low state is the maximum tolerable  $dV_{CM}/dt$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a low state (i.e.  $V_O < 1.0 \text{ V}$ ).
- 14. t<sub>PHL</sub> propagation delay is measured from the 50% level on the falling edge of the input pulse to the 50% level of the falling edge of the V<sub>O</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level on the rising edge of the input pulse to the 50% level of the rising edge of the V<sub>O</sub> signal.
- 15. The difference between tpHL and tpLH between any two HCPL-3180 parts under same test conditions.








Figure 2.  $I_{OH}$  vs. temperature.




Figure 3. V<sub>OH</sub> vs. I<sub>OH</sub>.




Figure 4. V<sub>OL</sub> vs. temperature.




Figure 5. I<sub>OL</sub> vs. temperature.




Figure 6. V<sub>OL</sub> vs. I<sub>OL</sub>.




Figure 7.  $I_{CC}$  vs. temperature.




Figure 8. I<sub>CC</sub> vs. V<sub>CC</sub>.





Figure 9. I<sub>FLH</sub> vs. temperature.








Figure 11. Propagation delay vs. I<sub>F</sub>.




Figure 12. Propagation delay vs. temperature.




Figure 13. Propagation delay vs. Rg.




Figure 14. Propagation delay vs. Cg.




Figure 15. Transfer characteristics.





Figure 16. Input current vs. forward voltage.







Figure 17. I<sub>OH</sub> test circuit.

Figure 18. I<sub>OL</sub> test circuit.






Figure 19. V<sub>OH</sub> test circuit.

Figure 20. V<sub>OL</sub> test circuit.




Figure 21.  $I_{\text{FLH}}$  test circuit.

Figure 22. UVLO test circuit.




Figure 23.  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_{r}$  and  $t_{f}$  test circuit and waveform.




Figure 24. CMR test circuit and waveform.

# Applications Information Eliminating Negative IGBT Gate Drive

To keep the IGBT firmly off, the HCPL-3180 has a very low maximum  $V_{OL}$  specification of 0.4 V. The HCPL-3180 realizes the very low  $V_{OL}$  by using a DMOS transistor with 1  $\Omega$  (typical) on resistance in its pull down circuit. When the HCPL-3180 is in the low state, the IGBT gate is shorted to the emitter by  $R_g+1$   $\Omega$ . Minimizing  $R_g$  and the lead inductance from the HCPL-3180 to the IGBT gate and emitter (possibly by mounting HCPL-3180 on a small PC board directly above the IGBT) can eliminate the need for

negative IGBT gate drive in many applications as shown in Figure 25. Care should be taken with such a PC board design to avoid routing the IGBT collector or emitter traces close to the HCPL-3180 input as this can result in unwanted coupling of transient signals into the input of HCPL-3180 and degrade performance.

(If the IGBT drain must be routed near the HCPL-3180 input, then the LED should be reverse biased when in the off state to prevent the transient signals coupled from the IGBT drain from turning on the HCPL-3180.)




Figure 25. Recommended LED drive and application circuit for HCPL-3180.

## Selecting the Gate Resistor (R<sub>q</sub>) for HCPL-3180

**Step 1:** Calculate  $R_g$  minimum from the  $I_{OL}$  peak specification. The IGBT and  $R_g$  in Figure 25 can be analyzed as a simple RC circuit with a voltage supplied by the HCPL-3180.

$$R_{g} \ge \frac{V_{CC} - V_{OL}}{I_{OLPEAK}}$$
$$= \frac{20 - 3}{2}$$
$$= 8.5 \Omega$$

The  $V_{OL}$  value of 3 V in the previous equation is the  $V_{OL}$  at the peak current of 2 A. (See Figure 6.)

**Step 2:** Check the HCPL-3180 power dissipation and increase  $R_g$  if necessary. The HCPL-3180 total power dissipation ( $P_T$ ) is equal to the sum of the emitter power ( $P_E$ ) and the output power ( $P_O$ ).

$$\begin{array}{ll} \mathsf{PT} &= \mathsf{PE} + \mathsf{PO} \\ \\ \mathsf{PE} &= \mathsf{IF} * \mathsf{VF} * \mathsf{Duty} \, \mathsf{Cycle} \\ \\ \mathsf{PO} &= \mathsf{PO}(\mathsf{BIAS}) + \mathsf{PO}(\mathsf{SWITCHING}) \\ \\ &= \mathsf{ICC} * \mathsf{VCC} + \mathsf{ESW} \, (\mathsf{R}_g; \mathsf{Q}_g) * \mathsf{f} \end{array}$$

For the circuit in Figure 25 with IF (worst case) = 16 mA,  $R_g$  = 10  $\Omega$ , Max Duty Cycle = 80%,  $Q_g$  = 100 nC, f = 200 kHz and  $T_{AMAX}$  = +75°C:

PE = 16 mA \* 1.8 V \* 0.8 = 23 mW  
PO = 4.5 mA \* 20 V + 0.85 
$$\mu$$
 \* 200 kHz  
= 260 mW  $\geq$  226 mW (Po(MAX) @ 75°C = 250 mW (5°C \* 4.8 mW/°C))

The value of 4.5 mA for  $I_{CC}$  in the previous equation was obtained by derating the  $I_{CC}$  max of 6 mA to  $I_{CC}$  max at +75°C. Since  $P_O$  for this case is greater than the  $P_{O(MAX)}$ ,  $R_g$  must be increased to reduce the HCPL-3180 power dissipation.

PO(SWITCHING MAX) = 
$$PO(MAX) - PO(BIAS)$$
  
=  $226 \text{ mW} - 90 \text{ mW}$   
=  $136 \text{ mW}$   
ESW(MAX) =  $PO(SWITCHING MAX)$   
f  
=  $136 \text{ mW}$   
 $200 \text{ kHz}$   
=  $0.68 \text{ \muW}$ 

For  $Q_q = 100$  nC, a value of  $E_{sw} = 0.68 \mu W$  gives a  $R_q = 15 \Omega$ .




Figure 26. Energy dissipated in the HCPL-3180 and for each IGBT.

#### **Thermal Model**


### (Discussion applies to HCPL-3180)

The steady state thermal model for the HCPL-3180 is shown in Figure 27. The thermal resistance values given in this model can be used to calculate the temperatures at each node for a given operating condition. As shown by the model, all heat generated flows through  $\theta_{CA}$  which raises the case temperature TC accordingly. The value of  $\theta_{CA}$  depends on the conditions of the board design and is, therefore, determined by the designer. The value of

 $\theta_{CA}=+83$  °C/W was obtained from thermal measurements using a 2.5 x 2.5 inch PC board, with small traces (no ground plane), a single HCPL- 3180 soldered into the center of the board and still air. The absolute maximum power dissipation derating specifications assume a  $\theta_{CA}$  value of +83 °C/W. From the thermal mode in Figure 27, the LED and detector IC junction temperatures can be expressed as:

$$T_{JE} = P_{E} * (\theta_{LC} / / \theta_{LD} + \theta_{DC}) + \theta_{CA}) + P_{D} * \left[ \frac{\theta_{LC} * \theta_{DC}}{\theta_{LC} + \theta_{DC} + \theta_{LD}} + \theta_{CA} \right] + T_{A}$$

$$T_{JD} = P_{E} * \left[ \frac{\theta_{LC} * \theta_{DC}}{\theta_{LC} + \theta_{DC} + \theta_{LD}} + \theta_{CA} \right] + P_{D} * (\theta_{LC} / / \theta_{LD} + \theta_{DC}) + \theta_{CA}) + T_{A}$$



 $\begin{array}{lll} \textbf{T}_{JE} &= \textbf{LED JUNCTION TEMPERATURE} \\ \textbf{T}_{JD} &= \textbf{DETECTOR IC JUNCTION TEMPERATURE} \\ \textbf{T}_{C} &= \textbf{CASE TEMPERATURE MEASURED AT THE CENTER OF THE PACKAGE BOTTOM} \\ \theta_{I.C} &= \textbf{LED-TO-CASE THERMAL RESISTANCE} \\ \end{array}$ 

 $\theta_{LD}^{--}=$  Led-to-detector thermal resistance  $\theta_{DC}=$  detector-to-case thermal resistance  $\theta_{CA}=$  case-to-ambient thermal resistance

 $^{\star}\theta_{\text{CA}}$  will depend on the board design and the placement of the part.

Figure 27. Thermal model.

$$T_{JE} = P_{E} * (256°C/W + \theta_{CA}) + P_{D} * (57°C/W + \theta_{CA}) + T_{A}$$

$$T_{JD} = P_{E} * (57°C/W + \theta_{CA}) + P_{D} * (111°C/W + \theta_{CA}) + T_{A}$$

For example, given  $P_E = 45$  mW,

 $P_O$  = 250 mW,  $T_A$  = +70 °C and  $\theta_{CA}$  = +83 °C/W:

$$T_{JE} = P_E * 339$$
°C/W +  $P_D * 140$ °C/W +  $T_A$   
= 45 mW \* 339°C/W + 250 mW \* 140°C/W + 70°C  
= 120°C

$$T_{JD} = P_E * 140$$
°C/W +  $P_D * 194$ °C/W +  $T_A$   
= 45 mW \* 140°C/W + 250 mW \* 194°C/W + 70°C  
= 125°C

 $T_{JE}$  and  $T_{JD}$  should be limited to +125 °C based on the board layout and part placement ( $\theta_{CA}$ ) specific to the application.

### **LED Drive Circuit Considerations for Ultra High CMR Performance**

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 28. The HCPL-3180 improves CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and optocoupler pins 5-8 as shown in Figure 29. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 25), can achieve 10 kV/µs CMR while minimizing component complexity.

Techniques to keep the LED in the proper state are discussed in the next two sections.




Figure 28. Optocoupler input to output capacitance model for unshielded optocouplers.




Figure 29. Optocoupler input to output capacitance model for shielded optocouplers.

#### CMR with the LED On (CMR<sub>H</sub>)

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by over-driving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. A minimum LED current of 10 mA provides adequate margin over the maximum  $I_{FLH}$  of 8 mA to achieve 10 kV/µs CMR.




Figure 30. Equivalent circuit for Figure 25 during common mode transient.

### CMR with the LED Off (CMR<sub>L</sub>)

A high CMR LED drive circuit must keep the LED off ( $V_F \le V_{F(OFF)}$ ) during common mode transients. For example, during a -dV<sub>CM</sub>/dt transient in Figure 30, the current flowing through  $C_{LEDP}$  also flows through the  $R_{SAT}$  and  $V_{SAT}$  of the logic gate. As long as the low state voltage developed across the logic gate is less than  $V_{F(OFF)}$ , the LED will remain off and no common mode failure will occur.

The open collector drive circuit, shown in Figure 31, cannot keep the LED off during a  $+dV_{CM}/dt$  transient, since all the current flowing through  $C_{LEDN}$  must be supplied by the LED, and it is not recommended for applications requiring ultra high  $CMR_L$  performance. Figure 32 is an alternative drive circuit, which like the recommended application circuit (Figure 25), does achieve ultra high CMR performance by shunting the LED in the off state.




Figure 31. Not recommended open collector drive circuit.




Figure 32. Recommended LED drive circuit for ultra-high CMR.

### **Under Voltage Lockout Feature**

The HCPL-3180 contains an under voltage lockout (UVLO) feature that is designed to protect the IGBT under fault conditions which cause the HCPL-3180 supply voltage (equivalent to the fully charged IGBT gate voltage) to drop below a level necessary to keep the IGBT in a low resistance state. When the HCPL-3180 output is in the high state and the supply voltage drops below the HCPL-3180 V<sub>UVLO</sub>- threshold (typ 7.5 V) the optocoupler output will go into the low state. When the HCPL-3180 output is in the low state and the supply voltage rises above the HCPL-3180 V<sub>UVLO+</sub> threshold (typ 8.5 V) the optocoupler output will go into the high state (assume LED is "ON").

### **IPM Dead Time and Propagation Delay Specifications**

The HCPL-3180 includes a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time during which the high and low side power transistors are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices from the high voltage to the low-voltage motor rails.

To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 34. The amount of delay necessary to achieve this condition is equal to the maximum value of the propagation delay difference specification, PDD<sub>MAX</sub>, which is specified to be 90 ns over the operating temperature range of -40 °C to +100 °C.





Figure 33. Under voltage lock out.




\*PDD = PROPAGATION DELAY DIFFERENCE

NOTE: FOR PDD CALCULATIONS, THE PROPAGATION DELAYS
ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 34. Minimum LED skew for zero dead time.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specification as shown in Figure 35. The maximum dead time for the HCPL-3180 is 180 ns (= 90 ns-(-90 ns)) over the operating temperature range of  $-40 \,^{\circ}\text{C}$  to  $+100 \,^{\circ}\text{C}$ .

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.



\*PDD = PROPAGATION DELAY DIFFERENCE

NOTE: FOR DEAD TIME AND PDD CALCULATIONS, ALL PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 35. Waveforms for dead time.

ite: www.avagotech.com

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Avago Technologies:

<u>HCPL-3180-300</u> <u>HCPL-3180-300E</u> <u>HCPL-3180-360E</u> <u>HCPL-3180-500E</u> <u>HCPL-3180-500E</u> <u>HCPL-3180-500E</u> <u>HCPL-3180-500E</u> <u>HCPL-3180-500E</u> <u>HCPL-3180-000E</u>