



200 mA LOAD SWITCH FEATURING PRE-BIASED PNP TRANSISTOR AND N-MOSFET WITH PULL DOWN RESISTOR

General Description

 LMN200B01 is best suited for applications where the load needs to be turned on and off using control circuits like micro-controllers, comparators, etc., particularly at a point of load. It features a discrete pass transistor with stable V_{CE(SAT)} which does not depend on the input voltage and can support continuous maximum current of 200 mA. It also contains a discrete N-MOSFET that can be used as control. This N-MOSFET also has a built-in pull down resistor at its gate. The component can be used as a part of a circuit or as a stand alone discrete device.

1 2 3

Fig. 1: SOT-26

Features

- Voltage Controlled Small Signal Switch
- N-MOSFET with Gate Pull-Down Resistor
- Surface Mount Package
- Ideally Suited for Automated Assembly Processes
- Lead Free By Design/ROHS Compliant (Note 1)
- "Green" Device (Note 2)

Mechanical Data

- Case: SOT-26
- Case Material: Molded Plastic, "Green" Molding Compound. UL Flammability Classification Rating 94V-0
- Moisture sensitivity: Level 1 per J-STD-020C
- Terminal Connections: See Diagram
- Terminals: Finish Matte Tin annealed over Copper leadframe. Solderable per MIL-STD-202, Method 208
- Marking & Type Code Information: See Last Page
- · Ordering Information: See Last Page
- Weight: 0.016 grams (approximate)




Fig. 2 Schematic and Pin Configuration

Sub-Components	Reference	Device Type	R1 (NOM)	R2 (NOM)	R3 (NOM)	Figure
DDTB142JU_DIE	Q1	PNP Transistor	10K	470		2
DSNM6047_DIE	Q2	N-MOSFET			37K	2

Maximum Ratings, Total Device @ TA = 25°C unless otherwise specified

Characteristic	Symbol	Value	Unit
Power Dissipation (Note 3)	P_d	300	mW
Power Derating Factor above 125°C	P _{der}	2.4	mW/°C
Output Current	l _{out}	200	mA

Thermal Characteristics

Characteristic	Symbol	Value	Unit
Junction Operation and Storage Temperature Range	T _j ,T _{stg}	-55 to +150	°C
Thermal Resistance, Junction to Ambient Air (Note3) (Equivalent to one heated junction of PNP transistor)	R JA	417	°C/W

Notes: 1

- 1. No purposefully added lead.
- 2. Diodes Inc.'s "Green" policy can be found on our website at http://www.diodes.com/products/lead_free/index.php.
- 3. Device mounted on FR-4 PCB, 1 inch x 0.85 inch x 0.062 inch; pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at http://www.diodes.com/datasheets/ap02001.pdf.



Maximum Ratings:

Sub-Component Device: Pre-Biased PNP Transistor (Q1) @ $T_A = 25$ °C unless otherwise specified

Characteristic	Symbol	Value	Unit
Collector-Base Voltage	V _{CBO}	-50	V
Collector-Emitter Voltage	V _{CEO}	-50	V
Supply Voltage	V _{cc}	-50	V
Input Voltage	V _{in}	+5 to -6	V
Output Current	I _C	-200	mA

Sub-Component Device:
N-MOSFET with Gate Pull-Down Resistor (Q2) @ T_A = 25°C unless otherwise specified

Character	istic	Symbol	Value	Unit
Drain-Source Voltage		V _{DSS}	60	V
Drain Gate Voltage (R _{GS} 1M)		V _{DGR}	60	V
Gate-Source Voltage Continuous		\/	+/-20	V
	Pulsed (tp<50 uS)	V_{GSS}	+/-40	V
Drain Current (Page 1: Note 3)	Continuous (V _{gs} = 10V)	1	115	A
Pulsed (tp <10 uS, Duty Cycle <1%)		l ID	800	mA
Continuous Source Current		Is	115	mA



Electrical Characteristics: Pre-Biased PNP Transistor (Q1) @ TA = 25°C unless otherwise specified

Characteristic		Min	Тур	Max	Unit	Test Condition
OFF CHARACTERISTICS						
Collector-Base Cut Off Current				-100	nA	V _{CB} = -50V, I _E = 0
Collector-Emitter Cut Off Current				-500	nA	V _{CE} = -50V, I _B = 0
Emitter-Base Cut Off Current	I _{EBO}		-0.5	-1	mA	$V_{EB} = -5V, I_C = 0$
Emitter-Base Cut Off Current	V _{(BR)CBO}	-50			V	$I_C = -10\mu A, I_E = 0$
Collector-Base Breakdown Voltage	V _{(BR)CEO}	-50			V	$I_C = -2 \text{ mA}, I_B = 0$
Collector-Emitter Breakdown Voltage	V _{I(OFF)}		-0.55	-0.3	V	$V_{CE} = -5V, I_{C} = -100\mu A$
Output Voltage	V _{OH}	-4.9			V	$V_{CC} = -5V, V_B = -0.05V, R_L = 1K$
Output Current (leakage current same as I _{CEO})	I _{O(OFF)}			-500	nA	V _{CC} = -50V, V _I = 0V
ON CHARACTERISTICS						
				-0.15	V	I _C = -10 mA, I _B = -0.5 mA
				-0.2	V	I _C = -50mA, I _B = -5mA
Collector Emitter Seturation Voltage	\/a=\a\=\			-0.2	V	I _C = -20mA, I _B = -1mA
Collector-Emitter Saturation Voltage	V _{CE} (SAT)			-0.25	V	I _C = -100mA, I _B = -10mA
				-0.25	V	I _C = -200mA, I _B = -10mA
				-0.3	V	I _C = -200mA, I _B = -20mA
Equivalent on-resistance*	R _{CE(SAT)}			1.5		I _C = -200mA, I _B = -10mA
		60	150			V _{CE} = -5V, I _C = -20 mA
DC Current Gain	h	60	215			$V_{CE} = -5V, I_{C} = -50 \text{ mA}$
DC Current Gain	h _{FE}	60	245			V _{CE} = -5V, I _C = -100 mA
		60	250			V _{CE} = -5V, I _C = -200 mA
Input On Voltage	V _{I(ON)}	-2.45	-0.7		V	$V_{O} = -0.3V$, $I_{C} = -2 \text{ mA}$
Output Voltage (equivalent to $V_{CE(SAT)}$ or $V_{O(on)}$)	V _{OL}		-0.065	-0.15	V	$V_{CC} = -5V$, $V_{B} = -2.5V$, $I_{O}/I_{I} = -50$ mA /-2.5mA
Input Current	li		-9.2	-13	mA	V _I = -5V
Base-Emitter Turn-on Voltage	V _{BE(ON)}		-1.125	-1.3	V	V _{CE} = -5V, I _C = -200mA
Dana Emittan Caturation Valtana	\/		-3.2	-3.6	V	I _C = -50mA, I _B = -5mA
Base-Emitter Saturation Voltage	V _{BE(SAT)}		-4.55	-5.5) V	I _C = -80mA, I _B = -8mA
Input Resistor (Base), +/- 30%	R2		0.47		K	
Pull-up Resistor (Base to Vcc supply), +/- 30%	R1		10		K	
Resistor Ratio (Input Resistor/Pullup resistor), +/ -20%	R1/R2		21			
SMALL SIGNAL CHARACTERISTICS						
Transition Frequency (gain bandwidth product)	f _T		200		MHz	V _{CE} = -10V, I _E = -5mA, f = 100MHz
Collector capacitance, (Ccbo-Output Capacitance)	Cc		20		pF	V _{CB} = -10V, I _E = 0A, f = 1MHz

 $^{^{\}star}$ Pulse Test: Pulse width, tp<300 $\mu\text{S},$ Duty Cycle, d<=0.02.



Electrical Characteristics:


N-MOSFET with Gate Pull-Down Resistor (Q2) @ T_A = 25°C unless otherwise specified

Characteristic	Symbol	Min	Тур	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 4)						
Drain-Source Breakdown Voltage, BVDSS	V _{(BR)DSS}	60			V	$V_{GS} = 0V, I_D = 10\mu A$
Zero Gate Voltage Drain Current (Drain Leakage Current)				1	μA	V _{GS} =0V, V _{DS} = 60V
Gate-Body Leakage Current, Forward	I _{GSSF}			0.95	mA	$V_{GS} = 20V$, $V_{DS} = 0V$
Gate-Body Leakage Current, Reverse	I _{GSSR}			-0.95	mA	$V_{GS} = -20V, V_{DS} = 0V$
ON CHARACTERISTICS (Note 4)						
Gate Source Threshold Voltage (Control Supply Voltage)	V _{GS(th)}	1	1.86	2.2	V	$V_{DS} = V_{GS}, I_{D} = 0.25 \text{mA}$
Static Drain-Source On-State Voltage	Vac		0.08	1.5	V	$V_{GS} = 5V$, $I_D = 50mA$
Static Dialii-Source Oil-State Voltage	V _{DS(on)}		0.15	3.75	V	$V_{GS} = 10V, I_D = 115mA$
On-State Drain Current	I _{D(on)}	500			mA	V _{GS} = 10V, V _{DS} 2 V _{DS(ON)}
Static Drain-Source On Resistance	Page		1.55	3		$V_{GS} = 5V$, $I_D = 50mA$
Static Drain-Source On Resistance	R _{DS(on)}		1.4	2		V _{GS} = 10V, I _D = 500mA
Forward Transconductance	0=0	80	240		mS	V_{DS} 2 $V_{DS(ON)}$, $I_D = 115$ mA
Forward Transconductance	9FS	80	350		1113	V_{DS} 2 $V_{DS(ON)}$, $I_D = 200$ mA
Gate Pull-Down Resistor, +/- 30%	R3		37		K	
DYNAMIC CHARACTERISTICS						
Input Capacitance	C _{iss}			50	pF	
Output Capacitance	Coss			25	pF	$V_{DS} = -25V, V_{GS} = 0V,$ f = 1MHz
Reverse Transfer Capacitance	C _{rss}			5	pF	J
SWITCHING CHARACTERISTICS*						
Turn-On Delay Time	td _(on)			20	ns	$V_{DD} = 30V, V_{GS} = 10V,$
Turn-Off Delay Time	td _(off)			40	ns	$I_D = 200 \text{mA},$ $R_G = 25$, $R_L = 150$
SOURCE-DRAIN (BODY) DIODE CHARACTERISTI	CS AND MA	AXIMUM R	ATINGS			
Drain-Source Diode Forward On-Voltage	V _{SD}		0.88	1.5	V	V _{GS} = 0V, I _S = 115 mA*
Maximum Continuous Drain-Source Diode Forward Current (Reverse Drain Current)	Is			115	mA	
Maximum Pulsed Drain-Source Diode Forward Current	I _{SM}			800	mA	

^{*} Pulse Test: Pulse width, tp<300 µS, Duty Cycle, d<=0.02.

Notes: 4. Short duration test pulse used to minimize self-heating effect.


Typical Characteristics



 $\label{eq:TABlent} \textbf{T}_{A}\text{, AMBIENT TEMPERATURE (°C)}$ Fig. 3, Max Power Dissipation vs Ambient Temperature





Typical Pre-Biased PNP Transistor (Q1) Characteristics








Typical N-Channel MOSFET (Q2) Characteristics














I_D, DRAIN CURRENT (A)
 Fig. 13 Static Drain-Source On-Resistance vs. Drain Current

V_{GS,} GATE SOURCE VOLTAGE (V) Fig. 14 Static Drain-Source On-Resistance vs. Gate-Source Voltage







Fig. 15 Static Drain-Source On-State Resistance vs. Junction Temperature



V_{SD}, SOURCE-DRAIN VOLTAGE (V) Fig. 16 Reverse Drain Current vs. Source-Drain Voltage





Fig. 17 Reverse Drain Current vs. Body Diode Forward Voltage



 $\rm I_D$, DRAIN CURRENT (A) Fig. 18 Forward Transconductance vs. Drain Current (V $_{\rm DS}$ > $\rm I_D$ R $_{\rm DS(ON)}$)



Application Details

PNP Transistor (DDTB142JU) and N-MOSFET (DSNM6047) with gate pull-down resistor integrated as one in LMN200B01 can be used as a discrete entity for general purpose applications or as an integrated circuit to function as a Load Switch. When it is used as the latter as shown in Fig 19, various input voltage sources can be used as long as it does not exceed the maximum ratings of the device. These devices are designed to deliver continuous output load current up to a maximum of 200 mA. The MOSFET Switch draws no current, hence loading of control circuit is prevented. Care must be taken for higher levels of dissipation while designing for higher load conditions. These devices provide high power and also consume less space. The product mainly helps in optimizing power usage, thereby conserving battery life in a controlled load system like portable battery powered applications. (Please see Fig. 20 for one example of a typical application circuit used in conjunction with voltage regulator as a part of a power management system)




Fig. 19 Circuit Diagram

Typical Application Circuit




Fig. 20




Ordering Information (Note 5)

Device	Marking Code	Packaging	Shipping
LMN200B01-7	PM1	SOT-26	3000/Tape & Reel

Note: 5. For Packaging Details, go to our website at http://www.diodes.com/datasheets/ap02007.pdf.

Marking Information



PM1 = Product Type Marking Code,

YM = Date Code Marking Y = Year ex: T = 2006 M = Month ex: 9 = September

Fig. 21


Date Code Key

Year	2006	2007	2008	2009
Code	Т	U	V	W

Month	Jan	Feb	March	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Code	1	2	3	4	5	6	7	8	9	0	N	D



Mechanical Details



	SOT-26						
Dim	Min	Max	Тур				
Α	0.35	0.5	0.38				
В	1.5	1.7	1.6				
С	2.7	3	2.8				
D	-	-	0.95				
F	-	-	0.55				
Н	2.9	3.1	3				
J	0.013	0.1	0.05				
K	1	1.3	1.1				
L	0.35	0.55	0.4				
М	0.1	0.2	0.15				
0° 8° -							
	All Dimensions in mm						

Suggested Pad Layout: (Based on IPC-SM-782)




Figure 23 Dimensions	SOT-26*
Z	3.2
G	1.6
X	0.55
Υ	0.8
С	2.4
E	0.95

Fig. 23

IMPORTANT NOTICE

Diodes, Inc. and its subsidiaries reserve the right to make changes without further notice to any product herein to make corrections, modifications, enhancements, improvements, or other changes. Diodes, Inc. does not assume any liability arising out of the application or use of any product described herein; neither does it convey any license under its patent rights, nor the rights of others. The user of products in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on our website, harmless against all damages.

LIFE SUPPORT

The products located on our website at www.diodes.com are not recommended for use in life support systems where a failure or malfunction of the component may directly threaten life or cause injury without the expressed written approval of Diodes Incorporated.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Diodes Incorporated: LMN200B01-7