Is Now Part of


## ON Semiconductor ${ }^{\circledR}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

[^0]
## FAN2001／FAN2002

1A High－Efficiency Step－Down DC－DC Converter

## Features

■ 96\％Efficiency，Synchronous Operation
■ Adjustable Output Voltage Options from 0.8 V to $\mathrm{V}_{\mathrm{IN}}$
■ 2．5V to 5．5V Input Voltage Range
－Up to 1A Output Current
－Fixed Frequency 1．3MHz PWM Operation
－High Efficiency Power Save Mode
－100\％Duty Cycle Low Dropout Operation
■ Soft Start
－Output Over－Voltage Protection
－Dynamic Output Voltage Positioning
－ $25 \mu \mathrm{~A}$ Quiescent Current
－Thermal Shutdown and Short Circuit Protection
■ Pb－Free 3x3mm 6－Lead MLP Package

## Applications

－Pocket PCs，PDAs
－Cell Phones
■ Battery－Powered Portable Devices
－Digital Cameras
－Hard Disk Drives
－Set－Top－Boxes
■ Point－of－Load Power
－Notebook Computers
－Communications Equipment

## Description

Designed for use in battery－powered applications，the FAN2001／ FAN2002 is a high－efficiency，low－noise synchronous PWM cur－ rent mode and Pulse Skip（Power Save）mode DC－DC con－ verter．It can provide up to 1A of output current over a wide input range from 2.5 V to 5.5 V ．The output voltage can be externally adjusted over a wide range of 0.8 V to 5.5 V by means of an external voltage divider．
At moderate and light loads，pulse skipping modulation is used． Dynamic voltage positioning is applied，and the output voltage is shifted $0.8 \%$ above nominal value for increased headroom dur－ ing load transients．At higher loads the system automatically switches over to current mode PWM control，operating at 1.3 MHz ．A current mode control loop with fast transient response ensures excellent line and load regulation．To achieve high effi－ ciency and ensure long battery life，the quiescent current is reduced to $25 \mu \mathrm{~A}$ in Power Save mode，and the supply current drops below $1 \mu \mathrm{~A}$ in shut－down mode．The FAN2001／FAN2002 is available in a $3 \times 3 \mathrm{~mm} 6$－lead MLP package．

## Typical Application



Figure 1．Typical Application

Pin Assignment


3x3mm 6-Lead MLP

Figure 2. Pin Assignment

## Pin Description

## FAN2001 (3x3mm 6-Lead MLP)

| Pin No. | Pin Name | Pin Description |
| :---: | :---: | :--- |
| P1 | AGND | Analog Ground. P1 must be soldered to the PCB ground. |
| $\mathbf{1}$ | VIN | Supply Voltage Input. |
| $\mathbf{2}$ | PGND | Power Ground. This pin is connected to the internal MOSFET switches. This pin must be <br> externally connected to AGND. |
| $\mathbf{3}$ | EN | Enable Input. Logic high enables the chip and logic low disables the chip, reducing the supply <br> current to less than 1 $\mu \mathrm{A}$. Do not float this pin. |
| $\mathbf{4}$ | FB | Feedback Input. Adjustable voltage option, connect this pin to the resistor divider. |
| $\mathbf{5}$ | NC | No Connection Pin. |
| $\mathbf{6}$ | SW | Switching Node. This pin is connected to the internal MOSFET switches. |

## FAN2002 (3x3mm 6-Lead MLP)

| Pin No. | Pin Name |  |
| :---: | :---: | :--- |
| P1 | AGND | Analog Ground. P1 must be soldered to the PCB ground. |
| $\mathbf{1}$ | FB | Feedback Input. Adjustable voltage option, connect this pin to the resistor divider. |
| $\mathbf{2}$ | PGND | Power Ground. This pin is connected to the internal MOSFET switches. This pin must be exter- <br> nally connected to AGND. |
| $\mathbf{3}$ | SW | Switching Node. This pin is connected to the internal MOSFET switches. |
| $\mathbf{4}$ | PV $_{\text {IN }}$ | Supply Voltage Input. This pin is connected to the internal MOSFET switches. |
| $\mathbf{5}$ | $\mathrm{V}_{\text {IN }}$ | Supply Voltage Input. |
| $\mathbf{6}$ | EN | Enable Input. Logic high enables the chip and logic low disables the chip, reducing the supply <br> current to less than 1 $\mu \mathrm{A}$. Do not float this pin. |

Absolute Maximum Ratings (Note1)

| Parameter | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}, \mathrm{PV}_{\mathrm{IN}}$ | -0.3 | 7 | V |
| Voltage On Any Other Pin | -0.3 | $\mathrm{~V}_{\mathrm{IN}}$ | V |
| Lead Soldering Temperature (10 seconds) |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance-Junction to Tab ( $\theta_{\mathrm{JC}}$ ), 3x3mm 6-lead MLP (Note 2) |  | 8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Electrostatic Discharge Protection (ESD) Level (Note 3) | HBM | 4 |  |

## Recommended Operating Conditions

| Parameter | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage Range | 2.5 |  | 5.5 | V |
| Output Voltage Range, Adjustable Version | 0.8 |  | $\mathrm{~V}_{\text {IN }}$ | V |
| Output Current |  |  | 1 | A |
| Inductor (Note 4) |  | 3.3 |  | $\mu \mathrm{H}$ |
| Input Capacitor (Note 4) |  | 10 |  | $\mu \mathrm{~F}$ |
| Output Capacitor (Note 4) |  | $2 \times 10$ |  | $\mu \mathrm{~F}$ |
| Operating Ambient Temperature Range | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages are referenced to AGND.
2. Junction to ambient thermal resistance, $\theta_{\mathrm{JA}}$, is a strong function of PCB material, board thickness, thickness and number of copper planes, number of via used, diameter of via used, available copper surface, and attached heat sink characteristics.
3. Using Mil Std. 883E, method 3015.7(Human Body Model) and EIA/JESD22C101-A (Charge Device Model).
4. Refer to the applications section for further details.

## Electrical Characteristics

$\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+0.6 \mathrm{~V}(\min .2 .5 \mathrm{~V})$ to 5.5 V , $\mathrm{I}_{\mathrm{OUT}}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{OUT}}=1.2 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\text {IN }}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$,
Unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | Input Voltage | $0 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 600 \mathrm{~mA}$ |  | 2.5 |  | 5.5 | V |
|  |  | $0 \mathrm{~mA} \leq \mathrm{l}_{\text {OUT }} \leq 1000 \mathrm{~mA}$ |  | 2.7 |  | 5.5 | V |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | $\mathrm{l}_{\text {Out }}=0 \mathrm{~mA}$, Device is not switching |  |  | 20 | 35 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{l}_{\text {OUt }}=0 \mathrm{~mA}$, Device is switching (Note 5) | $\mathrm{R} 2=10 \mathrm{~K} \Omega$ |  | 50 |  | $\mu \mathrm{A}$ |
|  |  |  | R2 $=100 \mathrm{~K} \Omega$ |  | 25 |  | $\mu \mathrm{A}$ |
|  | Shutdown Supply Current | EN = GND |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  | Undervoltage <br> Threshold Lockout | $\mathrm{V}_{\text {IN }}$ Rising |  | 1.9 | 2.1 | 2.3 | V |
|  |  | Hysteresis |  |  | 150 |  | mV |
| $\mathrm{V}_{\text {ENH }}$ | Enable High Input Voltage |  |  | 1.3 |  |  | V |
| $\mathrm{V}_{\text {ENL }}$ | Enable Low Input Voltage |  |  |  |  | 0.4 | V |
| $\mathrm{I}_{\text {EN }}$ | EN input bias current | $\mathrm{EN}=\mathrm{V}_{\text {IN }}$ or GND |  |  | 0.01 | 0.1 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {DS-ON }}$ | PMOS On Resistance | $\mathrm{V}_{1 \mathrm{I}}=\mathrm{V}_{\mathrm{GS}}=5.5 \mathrm{~V}$ |  |  | 250 | 350 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{GS}}=2.5 \mathrm{~V}$ |  |  | 300 | 400 |  |
|  | NMOS On Resistance | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{GS}}=5.5 \mathrm{~V}$ |  |  | 200 | 300 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{GS}}=2.5 \mathrm{~V}$ |  |  | 250 | 350 |  |
| ILIM | P-channel current limit | $2.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ |  | 1300 | 1500 | 2000 | mA |
|  | Oscillator frequency |  |  | 1000 | 1300 | 1500 | KHz |
| $\mathrm{I}_{\text {kg_( }}$ ) | N-channel leakage current | $\mathrm{V}_{\text {DS }}=5.5 \mathrm{~V}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{1 \mathrm{~kg}}$ (P) | P-channel leakage current | $\mathrm{V}_{\mathrm{DS}}=5.5 \mathrm{~V}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  | Line regulation | $\mathrm{l}_{\text {OUT }} \leq 10 \mathrm{~mA}$ |  |  | 0.16 |  | \%/V |
|  | Load regulation | $350 \mathrm{~mA} \leq \mathrm{l}_{\text {OUT }} \leq 1000 \mathrm{~mA}$ |  |  | 0.15 |  | \% |
| Vref | Reference Voltage |  |  |  | 0.8 |  | V |
|  | Output DC Voltage Accuracy (Note 6) | $0 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 1000 \mathrm{~mA}$ |  | -3 |  | +3 | \% |
|  | Over-Temperature Protection | PWM Mode Only $350 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 1000 \mathrm{~mA}$ | Rising Temperature |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | Hysteresis |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Start-Up Time | $\mathrm{I}_{\text {OUT }}=1000 \mathrm{~mA}, \mathrm{C}_{\text {OUT }}=20 \mu \mathrm{~F}$ |  |  | 800 |  | $\mu \mathrm{S}$ |

## Notes:

5. Refer to the application section for further details.
6. For output voltages $\leq 1.2 \mathrm{~V}$ a $40 \mu \mathrm{~F}$ output capacitor value is required to achieve a maximum output accuracy of $3 \%$ while operating in power save mode (PFM mode)

## Typical Performance Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\text {IN }}=10 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=20 \mu \mathrm{~F}, \mathrm{~L}=3.3 \mu \mathrm{H}, \mathrm{R}_{2}=10 \mathrm{~K} \Omega$, unless otherwise noted.




Efficiency vs. Load Current


Output Voltage vs. Load Current


Frequency vs. Temperature


Typical Performance Characteristics (Contd.)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\text {IN }}=10 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=20 \mu \mathrm{~F}, \mathrm{~L}=3.3 \mu \mathrm{H}, \mathrm{R}_{2}=10 \mathrm{~K} \Omega$, unless otherwise noted.



Figure 3. Block Diagram

## Detailed Operation Description

The FAN2001/FAN2002 is a step-down converter operating in a current-mode PFM/PWM architecture with a typical switching frequency of 1.3 MHz . At moderate to heavy loads, the converter operates in pulse-width-modulation (PWM) mode. At light loads the converter enters a power-save mode (PFM pulse skipping) to keep the efficiency high.

## PWM Mode

In PWM mode, the device operates at a fixed frequency of 1.3 MHz . At the beginning of each clock cycle, the P-channel transistor is turned on. The inductor current ramps up and is monitored via an internal circuit. The P-channel switch is turned off when the sensed current causes the PWM comparator to trip when the output voltage is in regulation or when the inductor current reaches the current limit (set internally to typically 1500 mA ). After a minimum dead time the N -channel transistor is turned on and the inductor current ramps down. As the clock cycle is completed, the N -channel switch is turned off and the next clock cycle starts.

## PFM (Power Save) Mode

As the load current decreases and the inductor current reaches negative value, the converter enters pulse-frequency-modulation (PFM) mode. The transition point for the PFM mode is given by the equation:

$$
\mathrm{I}_{\text {OUT }}=\mathrm{V}_{\text {OUT }} \times \frac{1-\left(\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}\right)}{2 \times \mathrm{L} \times \mathrm{f}}
$$

The typical output current when the device enters PFM mode is 150 mA for input voltage of 3.6 V and output voltage of 1.2 V . In

PFM mode the device operates with a variable frequency and constant peak current, thus reducing the quiescent current to minimum. Consequently, the high efficiency is maintained at light loads. As soon as the output voltage falls below a threshold, set at $0.8 \%$ above the nominal value, the P-channel transistor is turned on and the inductor current ramps up. The Pchannel switch turns off and the N -channel turns on as the peak inductor current is reached (typical 450mA).

The N -channel transistor is turned off before the inductor current becomes negative. At this time the P-channel is switched on again starting the next pulse. The converter continues these pulses until the high threshold (typical 1.6\% above nominal value) is reached. A higher output voltage in PFM mode gives additional headroom for the voltage drop during a load transient from light to full load. The voltage overshoot during this load transient is also minimized due to active regulation during turn on of the N -channel rectifier switch. The device stays in sleep mode until the output voltage falls below the low threshold. The FAN2001/FAN2002 enters the PWM mode as soon as the output voltage can no longer be regulated in PFM with constant peak current.

## 100\% Duty Cycle Operation

As the input voltage approaches the output voltage and the duty cycle exceeds the typical 95\%, the converter turns the P-channel transistor continuously on. In this mode the output voltage is equal to the input voltage minus the voltage drop across the P channel transistor:
$\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {IN }}-\mathrm{I}_{\text {LOAD }} \times\left(\mathrm{R}_{\text {dSON }}+\mathrm{R}_{\mathrm{L}}\right)$, where
$\mathrm{R}_{\mathrm{ds}} \mathrm{ON}=\mathrm{P}$-channel switch ON resistance
$I_{\text {LOAD }}=$ Output current
$\mathrm{R}_{\mathrm{L}}=$ Inductor DC resistance

## UVLO and Soft Start

The reference and the circuit remain reset until the $\mathrm{V}_{\text {IN }}$ crosses its UVLO threshold.

The FAN2001/FAN2002 has an internal soft-start circuit that limits the in-rush current during start-up. This prevents possible voltage drops of the input voltage and eliminates the output voltage overshoot. The soft-start is implemented as a digital circuit increasing the switch current in four steps to the P-channel current limit ( 1500 mA ). Typical start-up time for a $20 \mu \mathrm{~F}$ output capacitor and a load current of 1000 mA is $800 \mu \mathrm{~s}$.

## Short Circuit Protection

The switch peak current is limited cycle-by-cycle to a typical value of 1500 mA . In the event of an output voltage short circuit, the device operates with a frequency of 400 kHz and minimum duty cycle, therefore the average input current is typically 200mA.

## Thermal Shutdown

When the die temperature exceeds $150^{\circ} \mathrm{C}$, a reset occurs and will remain in effect until the die cools to $130^{\circ} \mathrm{C}$, at that time the circuit will be allowed to restart.

## Applications Information

## Setting the Output Voltage

The internal reference is 0.8 V (Typical). The output voltage is divided by a resistor divider, R1 and R2 to the FB pin. The output voltage is given by:

$$
\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{REF}}\left(1+\frac{\mathrm{R}_{1}}{\mathrm{R}_{2}}\right)
$$

Where $R_{1}+R_{2}<800 K \Omega$.
According to this equation, and assuming desired output voltage of 1.5096 V , and given $\mathrm{R} 2=10 \mathrm{~K} \Omega$, the calculated value of R 1 is $8.87 \mathrm{~K} \Omega$. If quiescent current is a key design parameter a higher value feedback resistor can be used (e.g. R2 $=100 \mathrm{~K} \Omega$ ) and a small bypass capacitor of 10 pF is required in parallel with the upper resistor as shown in Figure 4.


Figure 4. Setting the Output Voltage

## Inductor Selection

The inductor parameters directly related to the device's performances are saturation current and dc resistance. The FAN2001/ FAN2002 operates with a typical inductor value of $3.3 \mu \mathrm{H}$. The lower the dc resistance, the higher the efficiency. For saturation current, the inductor should be rated higher than the maximum load current plus half of the inductor ripple current.

This is calculated as follows:

$$
\Delta \mathrm{I}_{\mathrm{L}}=\mathrm{V}_{\text {OUT }} \times \frac{1-\left(\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{IN}}\right)}{\mathrm{L} \times \mathrm{f}}
$$

where:
$\Delta \mathrm{I}_{\mathrm{L}}=$ Inductor Ripple Current
$\mathrm{f}=$ Switching Frequency
L = Inductor Value
Some recommended inductors are suggested in the table below:

| Inductor Value | Vendor | Part Number |
| :---: | :---: | :---: |
| $3.3 \mu \mathrm{H}$ | Panasonic | ELL6PM3R3N |
| $3.3 \mu \mathrm{H}$ | Murata | LQS66C3R3M04 |

Table 1: Recommended Inductors

## Capacitors Selection

For best performances, a low ESR input capacitor is required. A ceramic capacitor of at least $10 \mu \mathrm{~F}$, placed as close to the $\mathrm{V}_{\mathrm{IN}}$ and AGND pins of the device is recommended. The output capacitor determines the output ripple and the transient response.

| Capacitor <br> Value | Vendor | Part Number |
| :---: | :---: | :---: |
| $10 \mu \mathrm{~F}$ | Taiyo Yuden | JMK212BJ106MG |
|  |  | JMK316BJ106KL |
|  | TDK | C2012X5ROJ106K |
|  |  | C3216X5ROJ106M |
|  | Murata | GRM32ER61C106K |

## Table 2: Recommended Capacitors

## PCB Layout Recommendations

The recommended PCB layout is shown in Figures 5 and 6. The inherently high peak currents and switching frequency of power supplies require a careful PCB layout design.


Figure 5. Recommended PCB Layout (FAN2001)


Figure 6. Recommended PCB Layout (FAN2002)

Therefore, use wide traces for high current paths and place the input capacitor, the inductor, and the output capacitor as close as possible to the integrated circuit terminals. In order to minimize voltage stress to the device resulting from ever present switching spikes, use an input bypass capacitor with low ESR Note that the peak amplitude of the switching spikes depends upon the load current; the higher the load current, the higher the switching spikes. The resistor divider that sets the output voltage should be routed away from the inductor to avoid RF coupling. The ground plane at the bottom side of the PCB acts as an electromagnetic shield to reduce EMI.

For more board layout recommendations download the application note "PCB Grounding System and FAN2001/FAN2011 High Performance DC-DC Converters" (AN-42036).

Mechanical Dimensions

## 3x3mm 6-Lead MLP



NOTES:
A. CONFORMS TO JEDEC REGISTRATION MO-229, VARIATION WEEA, DATED 11/2001 EXCEPT FOR DAP EXTENSION TABS
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

## Ordering Information

| Product Number | Output Voltage | Package Type | Order Code |
| :---: | :---: | :---: | :---: |
| FAN2001 | Adjustable | $3 \times 3 \mathrm{~mm} 6$-Lead MLP | FAN2001MPX |
| FAN2002 | Adjustable | $3 \times 3 \mathrm{~mm} 6$-Lead MLP | FAN2002MPX |

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx ${ }^{\text {™ }}$ | FAST ${ }^{\circledR}$ | IntelliMAX ${ }^{\text {™ }}$ | POP'м | SPM ${ }^{\text {™ }}$ |
| :---: | :---: | :---: | :---: | :---: |
| ActiveArray ${ }^{\text {TM }}$ | FASTr ${ }^{\text {TM }}$ | ISOPLANAR ${ }^{\text {TM }}$ | Power247 ${ }^{\text {Tm }}$ | Stealth ${ }^{\text {TM }}$ |
| Bottomless ${ }^{\text {™ }}$ | FPS ${ }^{\text {™ }}$ | LittleFET ${ }^{\text {M }}$ | PowerEdge ${ }^{\text {TM }}$ | SuperFET ${ }^{\text {TM }}$ |
| CoolFET ${ }^{\text {TM }}$ | FRFET ${ }^{\text {™ }}$ | MICROCOUPLER ${ }^{\text {TM }}$ | PowerSaver ${ }^{\text {™ }}$ | SuperSOT ${ }^{\text {TM }}$-3 |
| CROSSVOLT ${ }^{\text {m }}$ | GlobalOptoisolator ${ }^{\text {TM }}$ | MicroFET ${ }^{\text {™ }}$ | PowerTrench ${ }^{\circledR}$ | SuperSOT ${ }^{\text {тм }}$-6 |
| DOME ${ }^{\text {M }}$ | GTO ${ }^{\text {¹ }}$ | MicroPak ${ }^{\text {TM }}$ | QFET ${ }^{\circledR}$ | SuperSOT ${ }^{\text {TM }}$-8 |
| EcoSPARK ${ }^{\text {™ }}$ | $\mathrm{HiSeC}^{\text {тм }}$ | MICROWIRE ${ }^{\text {TM }}$ | QS ${ }^{\text {™ }}$ | SyncFET ${ }^{\text {™ }}$ |
| $\mathrm{E}^{2} \mathrm{CMOS}^{\text {™ }}$ | $1^{2} C^{\text {™ }}$ | MSX ${ }^{\text {m }}$ | QT Optoelectronics ${ }^{\text {TM }}$ | TinyLogic ${ }^{\text {® }}$ |
| EnSigna ${ }^{\text {TM }}$ | $i-L o^{\text {TM }}$ | MSXPro ${ }^{\text {™ }}$ | Quiet Series ${ }^{\text {TM }}$ | TINYOPTO ${ }^{\text {™ }}$ |
| FACT ${ }^{\text {m }}$ | ImpliedDisconnect ${ }^{\text {TM }}$ | OCX ${ }^{\text {m }}$ | RapidConfigure ${ }^{\text {TM }}$ | TruTranslation ${ }^{\text {TM }}$ |
| FACT Quiet Series ${ }^{\text {TM }}$ |  | OCXPro ${ }^{\text {™ }}$ | RapidConnect ${ }^{\text {M }}$ | UHC' ${ }^{\text {² }}$ |
| Across the board. Around the world. ${ }^{\text {TM }}$ |  | OPTOLOGIC ${ }^{\circledR}$ | $\mu$ SerDes ${ }^{\text {TM }}$ | UltraFET ${ }^{\text {® }}$ |
| The Power Franchise ${ }^{\circledR}$ |  | OPTOPLANAR ${ }^{\text {M }}$ | SILENT SWITCHER ${ }^{\text {® }}$ | UniFET ${ }^{\text {™ }}$ |
| Programmable Active Droop ${ }^{\text {™ }}$ |  | PACMAN ${ }^{\text {TM }}$ | SMART START ${ }^{\text {TM }}$ | VCX ${ }^{\text {™ }}$ |

## DISCLAIMER

## FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHTTO MAKE CHANGES WITHOUT FURTHER NOTICE TOANY PRODUCTS HEREINTO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOTASSUME ANY LIABILITY ARISING OUTOFTHEAPPLICATION OR USE OFANY PRODUCT OR CIRCUITDESCRIBED HEREIN; NEITHER DOES IT

 CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUTTHE EXPRESS WRITTEN APPROVALOF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or <br> In Design | This datasheet contains the design specifications for <br> product development. Specifications may change in <br> any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and <br> supplementary data will be published at a later date. <br> Fairchild Semiconductor reserves the right to make <br> changes at any time without notice in order to improve <br> design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild <br> Semiconductor reserves the right to make changes at <br> any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product <br> that has been discontinued by Fairchild semiconductor. <br> The datasheet is printed for reference information only. |

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Fairchild Semiconductor:


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

