

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



November 2013

# FAN8060 1.2 MHz, 1 A Synchronous Step-Down DC/DC Regulator

### Features

- Current Mode Control
- Over 96% Efficient
- Selectable Continuous Output Current: 500 mA/1 A
- 2.5 V to 5.5 V Input Voltage Range
- Output Voltage as Low as 1.2 V
- 1.2 MHz Operating Frequency
- Less than 1 µA Shutdown Current
- External Synchronization from 500 kHz to 2 MHz
- 100% Duty Cycle
- Synchronous Switching FET; no Schottky Diode Required
- Stable with Ceramic Capacitors
- Light Load Mode with Pulse Skipping
- External Compensation
- External Soft-Start
- Overload / Short-Circuit Protection
- Under-Voltage Lockout
- Thermal Shutdown
- 10-Lead 3x3 mm Green MLP Package

## Applications

- PDAs
- GPS Devices
- MP3 Players
- Mini PCI
- Digital Cameras
- Peripheral Ports
- DSP Core
- USB Devices
- PCMCIA
- Cable Modem
- Data Cards

## Description


The FAN8060 is a highly efficient, monolithic, currentmode, step-down synchronous regulator. It can provide 1 A continuous current from 2.5 V to 5.5 V input voltage. The output voltage can be adjusted from 1.2 Vup to the input voltage with an external voltage divider.

External compensation and soft-start allow for design optimization and flexibility. High-frequency operation allows for all-ceramic solutions and small footprints. In addition, a user-selectable current limit provides protection against output overload and short circuit.

FAN8060 features pulse skipping to achieve higher efficiency during light load operation. 100% duty cycle capability enables power solutions to extend the drop out voltage.

Provision for external synchronization allows users to minimize input capacitors and manage EMI in solutions.

FAN8060 is available in a green, low profile, 10-Lead 3x3 mm MLP package.





## Ordering Information

| FAN8060EMPX     -40 to +85°C     10-Pin, 3x3 mm Molded Leadless<br>Package (MLP)     Tape & Reel | Part Number | Operating<br>Temperature Range | Package | Packing Method |  |
|--|-------------|--------------------------------|---------|----------------|--|
|  | FAN8060EMPX | -40 to +85°C                   |         | Tape & Reel    |  |

W For Fairchild's definition of "green" Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs\_green.html.

© 2013 Fairchild Semiconductor Corporation FAN8060 • Rev. 1.0.1

FAN8060 — 1.2 MHz, 1 A Synchronous Step-Down DC/DC Regulator

**Pin Configuration** 




Figure 2. Pin Configuration (Top View)

Note:

1. Connect exposed PAD to AGND

## **Pin Definitions**

| Pin | Name | Function   |  |  |  |  |
|-----|------|--|--|--|--|--|
| 1   | EN   | Enable. Enables operation when pulled to logic HIGH.   |  |  |  |  |
| 2   | AVIN | nalog Input Voltage. All internal control circuits are connected to this supply.   |  |  |  |  |
| 3   | PVIN | ower Input Voltage. Power stage supply voltage.  |  |  |  |  |
| 4   | SW   | Switching Node. The drains of both PMOS and NMOS.  |  |  |  |  |
| 5   | PGND | Power Ground. Power return and source of the power NMOS  |  |  |  |  |
| 6   | SYNC | <b>Synchronization</b> . Use this pin to synchronize the part to an external clock. This pin also controls current limit threshold. Tie to ground for 1.0 A or tie to $V_{IN}$ for 0.5 A continuous load current. When an external clock is applied, the default current setting is 1 A. This pin has a pull-down resistor of 450 K $\Omega$ . |  |  |  |  |
| 7   | SS   | Soft-Start. A capacitor connected between this pin and AGND can set soft-start time.   |  |  |  |  |
| 8   | COMP | <b>Compensation</b> . Error amplifier output. Connect the external compensation network between this pin and AGND.   |  |  |  |  |
| 9   | FB   | Output Voltage Feedback. Connect through a resistor divider to set the output voltage.   |  |  |  |  |
| 10  | AGND | Analog Ground. Ground return for all internal control circuits.  |  |  |  |  |

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. All voltage values, except differential voltages, are given with respect to the network ground terminal. Stress beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

| Symbols           | Paramete                           | Min.                              | Max. | Unit                         |    |
|-------------------|------------------------------------|-----------------------------------|------|------------------------------|----|
| V <sub>PVIN</sub> | PVIN (AGND=PGND)                   |                                   | -0.3 | 6.0                          | V  |
| V <sub>AVIN</sub> | AVIN (AGND=PGND)                   | -0.3                              | 6.0  | V                            |    |
| V <sub>SW</sub>   | Switch Voltage, SW to GND          |                                   | -0.3 | V <sub>IN</sub> + 0.3 or 6.0 | V  |
|                   | All other pins except COMP         |                                   | -0.3 | 6.0                          | V  |
| T <sub>STG</sub>  | Storage Temperature                |                                   | -65  | +150                         | °C |
| TJ                | Junction Temperature               |                                   | -40  | +125                         | °C |
| ESD I             | Electrostatia Discharge Dratastian | Human Body Model,<br>JESD22-A114  | 2.0  |                              | kV |
|                   | Electrostatic Discharge Protection | Charged Device Model, JESD22-C101 | 2.5  |                              | κV |

Note:

2. COMP pin has an internal clamp to 1.5 V.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol          | Parameter                     | Min. | Max. | Unit |
|-----------------|-------------------------------|------|------|------|
| V <sub>IN</sub> | Supply Voltage                | 2.5  | 5.5  | V    |
| T <sub>A</sub>  | Ambient Operating Temperature | -40  | +85  | °C   |

## **Thermal Information**

| Symbol           | Parameter   | Min. | Тур. | Max. | Units |
|------------------|---|------|------|------|-------|
| T <sub>STG</sub> | Storage Temperature   |      |      | +150 | °C    |
| TL               | Lead Soldering Temperature, 30 Seconds                            |      |      | +300 | °C    |
| $\theta_{JA}$    | Thermal Resistance: Junction-to-Ambient                           |      | 49   |      | °C/W  |
| θ <sub>Jc</sub>  | $\theta_{Jc}$ Thermal Resistance: Junction-to-Case <sup>(3)</sup> |      | 8    |      | °C/W  |
| PD               | Total Power Dissipation in the package, $T_A=25^{\circ}C^{(3)}$   |      |      | 1.3  | W     |

Note:


3. Typical thermal resistance when mounted on a four-layer PCB. Actual results are dependent upon mounting method and surface related to the design.

| FA                                    |
|---------------------------------------|
| <b>8</b>                              |
| 060                                   |
|                                       |
| <u>_</u>                              |
| N<br>N                                |
| 1.2 MHz,                              |
| <u> </u>                              |
|                                       |
| ŝ                                     |
| nct                                   |
| Tro                                   |
| Ő                                     |
| S                                     |
| Synchronous Step-Down DC/DC Regulator |
| p-D                                   |
| ğ                                     |
| ň                                     |
| D                                     |
| R                                     |
| õ                                     |
| Re                                    |
| nß                                    |
| lato                                  |
| 4                                     |

| Symbol                    | Parameter  | Conditions                                 | Min.  | Тур.               | Max.  | Units |  |
|---------------------------|--|--|-------|--------------------|-------|-------|--|
| Basic Ope                 | ration   |  | L     |                    |       |       |  |
| V <sub>IN</sub>           | V <sub>IN</sub> Operating Voltage                                | AVIN=PVIN                                  | 2.5   |                    | 5.5   | V     |  |
| Ιq                        | Quiescent Current  | V <sub>EN</sub> =5 V, V <sub>SS</sub> =0 V | 250   | 371                | 500   | μA    |  |
| I <sub>SD</sub>           | Shutdown Current   | V <sub>EN</sub> =0 V                       |       | 0.34               | 0.60  | μA    |  |
| V <sub>UVLO</sub>         | V <sub>IN</sub> Under-Voltage Lockout                            | Rising V <sub>IN</sub>                     | 2.10  | 2.19               | 2.25  | V     |  |
| VUVLOHYS                  | V <sub>IN</sub> Under-Voltage Lockout Hysteresis                 |  |       | 70                 |       | mV    |  |
| $V_{ENH}$                 | Enable High Input Voltage  |  |       | 1.70               | 2.00  | V     |  |
| $V_{ENL}$                 | Enable Low Input Voltage   |  | 0.80  | 1.22               |       | V     |  |
|                           | PMOS On Resistance <sup>(4)</sup>                                | V <sub>IN</sub> =5 V                       |       | 200                |       |       |  |
| RONPMOS                   | PMOS On Resistance   | V <sub>IN</sub> =3.3 V                     |       | 300                |       | mΩ    |  |
| <b>_</b>                  |  | V <sub>IN</sub> =5 V                       |       | 200                |       | mΩ    |  |
| Ronnmos                   | NMOS On Resistance <sup>(4)</sup>                                | V <sub>IN</sub> =3.3 V                     |       | 300                |       |       |  |
| . P-Channel Current Limit |  | V <sub>SYNC</sub> =0 V                     |       | 1.2                |       |       |  |
| ILIM                      | $V_{FB}$ =0.7 V, $V_{IN}$ =5 V, 100% Duty Cycle                  | V <sub>SYNC</sub> =V <sub>IN</sub>         |       | 0.6                |       | A     |  |
| fosc                      | Oscillator Frequency   | T <sub>A</sub> =25°C                       | 1.105 | 1.210              | 1.350 | MHz   |  |
| V <sub>SYNC</sub>         | SYNC Threshold   | Rising Edge                                |       | V <sub>IN</sub> /2 |       | V     |  |
| <b>f</b> <sub>SYNC</sub>  | Synchronization Frequency  | V <sub>SYNC</sub> =Square Wave             | 500   |                    | 2000  | KHz   |  |
| t <sub>SYNC</sub>         | Minimum SYNC Pulse Width   | V <sub>SYNC</sub> On Time                  |       | 100                |       | ns    |  |
|                           |  | Sink/Source Current                        | 30    | 45                 | 60    | μA    |  |
| I <sub>AMP</sub>          | Error Amplifier  | G <sub>EA</sub> <sup>(4)</sup>             | 700   | 1000               | 1400  | μA/V  |  |
|                           |  | A <sub>VEA</sub> <sup>(4)</sup>            |       | 550                |       | V/V   |  |
| G <sub>CS</sub>           | Current Sense Gain <sup>(4)</sup>                                |  |       | 3                  |       | A/V   |  |
| V <sub>REF</sub>          | Reference Voltage for Temperature<br>Co-efficient, see Figure 12 | Measured at FB Pin<br>T <sub>A</sub> =25°C | 1.181 | 1.205              | 1.229 | V     |  |
| I <sub>FB</sub>           | FB Bias Current  | T <sub>A</sub> =25°C                       | -0.10 | -0.06              | 0     | μA    |  |
| I <sub>SS</sub>           | Soft-Start Current   |  | -5.5  | -4.5               | -3.5  | μA    |  |
| Protection                | s  |  |       |                    |       |       |  |
| T <sub>OTP</sub>          | Over-Temperature Threshold <sup>(4)</sup>                        |  |       | +165               |       | °C    |  |
| T <sub>HYS</sub>          | Over-Temperature Hysteresis                                      |  |       | +20                |       | °C    |  |

4. Guaranteed by design and characterization; not production tested.

**Electrical Characteristics** 



## **Operation Description**

The FAN8060 is a step-down converter operating in current-mode PWM architecture with a typical switching frequency of 1.2 MHz. At the beginning of each clock cycle, the P-channel transistor is turned on. The current in the inductor ramps up and is sensed via an internal circuit. The P-channel switch is turned off when the sensed current causes the PWM comparator to trip, which is when the output voltage is in regulation or when the inductor current reaches the current limit (set internally to 1.2 A, typically). After a minimum dead time to prevent shoot-through current, the N-channel transistor is turned on and the current ramps down. As the clock cycle is completed, the N-channel switch is turned off and the next clock cycle starts.

### **Light Load Operation**

As the output load reduces, the current in the inductor during off time is sensed across the low side MOSFET. When the current reverses direction, the low-side MOSFET is turned off and the high-side MOSFET is not turned on until the output is out of regulation.

#### 100% Duty Cycle Operation

As the input voltage approaches the output voltage, the controller starts to increase the duty cycle to maintain output regulation until duty cycle reaches 85%. The controller then transitions to a 100% duty cycle mode over several cycles to support the load. When the dropout condition is met, the converter turns the P-channel high side continuously on. In this mode, the output voltage is equal to the input voltage, minus the voltage drop across the P-channel MOSFET.

### Soft Start


When the input voltage on AVIN exceeds the UVLO threshold and EN is high, the circuit releases SS and enables the PWM regulator. A capacitor connected to the SS pin and AGND is charged by a 4  $\mu$ A internal current source, causing the voltage on the capacitor to rise. When this voltage reaches 1.2 V, the output is in regulation. The SS voltage continues to rise to AVIN. The time for the output to reach regulation is given by the following equation:


$$t(ms) = \frac{C_{SS}(nF)}{(4\mu A/1.2V)}$$
(1)

Output overload and short-circuit protection is active during soft-start. When the part is disabled, SS pin is pulled low internally.

### **Overload & Short-Circuit Protection**

FAN8060 employs cycle-by-cycle current limiting, which limits current by reducing duty cycle during overload. As the load increases beyond the limit, the output voltage starts to reduce, thereby reducing the FB voltage. When the FB node is half the reference voltage and the COMP node has reached maximum value, short-circuit protection is detected. At that time, both the SS pin and the COMP pin are pulled to ground until the inductor current crosses zero. At that point, both SS and COMP are released for the current to ramp up again. This continues until the short-circuit condition is released.









Figure 7. 2 MHz Sync Operation with 1 A Load






Slew rate : 2.5A/us


[200µs/div.]

Figure 8. Load Transient Response(Step-up/down)

## Typical Performance Characteristics (Continued)

 $V_{\text{IN}}=5 \text{ V}, \text{ } V_{\text{OUT}}=2.4 \text{ V}, \text{ } \text{L}=3.3 \text{ } \mu\text{H}, \text{ } \text{C}_{\text{IN}}=10 \text{ } \mu\text{F}, \text{ } \text{C}_{\text{OUT}}=10 \text{ } \mu\text{F}, \text{ } f_{\text{S}}=1.2 \text{ } \text{MHz}, \text{ } \text{T}_{\text{A}}=25^{\circ}\text{C}, \text{ } \text{unless otherwise noted}.$ 








Figure 12. Normalized V<sub>REF</sub> vs. Temperature




Figure 13. Normalized Oscillation Frequency vs. Temperature

## **Applications Information**

Refer to Figure 1 for reference designators.

#### **Output Voltage Setting**

The output voltage of the FAN8060 can be set from 1.2 V to  $V_{\text{IN}}$  by an external resistor divider, given by the following equation:

$$V_{OUT} = 1.2(1 + \frac{R_2}{R_3})$$
(2)

where,  $V_{OUT}$  equals the output voltage.

#### **Inductor Selection**

Typically, the inductor value is chosen based on ripple current ( $\Delta I_L$ ), which is chosen between 10% and 35% of the maximum DC load. Regulator designs that require fast transient response use a higher ripple-current setting, while regulator designs that require higher efficiency keep ripple current on the low side and operate at a lower switching frequency.

For a given output voltage ripple requirement, L can be calculated by the following equation:

$$L \ge \frac{V_{OUT} \cdot (1 - D)}{\Delta I_L \cdot f_S} \tag{3}$$

where;

 $D = Duty ratio (V_0/V_{IN});$ 

fs = Switching frequency; and

 $\Delta I_L$  = Inductor ripple value, typically set to 10% - 35% of the maximum steady-state load current.

The inductor should have a low DCR to minimize the conduction losses and maximize efficiency. Some recommended inductors are suggested in Table 1:

Table 1. Recommended Inductors (3.3 µH)

| Size[mm2]   | DCR            | Part Number   | Vendor |
|-------------|----------------|---------------|--------|
| 7x7x3       | 23 mΩ          | SLF7032T-3R3  | TDK    |
| 5x5x2 60 mΩ |                | LTF5022T-3R3  | TDK    |
| 4x4x2       | 78 mΩ          | VLCF4020T-3R3 | TDK    |
| 2.6x2.8x1.2 | 130 m $\Omega$ | VLF3012AT-3R3 | TDK    |

#### **Output Capacitor Selection**

The output capacitor is selected based on the needs of the final application and its output ripple requirements. A larger output capacitor value reduces the output ripple voltage. The formula of output ripple  $\Delta$  Vout is:

$$\Delta V_{OUT} \cong \Delta I_{L} \left( ESR + \frac{1}{8 \cdot C_{OUT} \cdot f_{S}} \right)$$
(4)

where  $C_{OUT}$  is the output capacitor.

ESR is the equivalent series resistance of the output capacitor.

#### Input Capacitor Selection

The input capacitor reduces the RMS current drawn from the input and switching noise from the device. The combined RMS current rating for the input capacitor should be greater than the value calculated by the following equation:

$$I_{RMS} = I_{OUTMAX} \cdot (\sqrt{D - D^2}) \tag{5}$$

where:

 $I_{RMS}$  = RMS current of the input capacitor; and

IOUTMAX = Maximum output current.

Small, high value, inexpensive, lower-ESR ceramic capacitors are recommended;  $10 \ \mu F$  ceramic capacitors with X7R or X5R should be adequate for 1 A applications.

#### **Loop Compensation**

The loop is compensated using a feedback network connected between COMP and AGND. Figure 14 shows a Type-2 compensation network used to stabilize the FAN8060.

Vout R2 VFB Gm Rc Cc CA

Figure 14. Compensation Network

The goal of the compensation design is to shape the frequency response of the converter to achieve high DC gain and fast transient, while maintaining loop stability. FAN8060 employs peak-current-mode control for easy use and fast transient response. Current mode control helps simplify the loop to a one-pole and one zero system.

The DC gain of the voltage feedback loop is given by:

$$A_{VDC} = R_L \cdot G_{CS} \cdot A_{VEA} \cdot \frac{V_{FB}}{V_{OUT}}$$

where:

 $A_{VDC} = DC$  gain of the feedback loop;

- $R_L$  = Load resistor value (V<sub>OUT</sub>/I<sub>OUT</sub>);
- $G_{CS}$  = Current sense gain (3 A/V);
- A<sub>VEA</sub> = Error amplifier voltage gain (550 V/V); and
- $V_{FB}$  = Feedback threshold voltage (1.2 V).

(6)

The system pole is calculated by the equation:

$$f_{P1} = \frac{1}{2\pi \cdot C_{OUT} \cdot R_L} \tag{7}$$

The system zero is due to the output capacitor and its ESR. System zero is calculated by the equation:

$$f_{z1} = \frac{1}{2\pi \cdot C_{OUT} \cdot ESR}$$
(8)

The output characteristics of the error (Gm) amplifier are controlled by a series capacitor and resistor network connected at the COMP pin to GND.

The pole is calculated by the following equation:

$$f_{p2} = \frac{G_{EA}}{2\pi \cdot C_C \cdot A_{VEA}} \tag{9}$$

where:

 $G_{EA}$  = Error Amplifier Transconductance (1000  $\mu$ A/V); and

 $C_C$  = compensation capacitor.

Zero is due to the compensation capacitor ( $C_c$ ) and resistor ( $R_c$ ) calculated by the following equation:

$$f_{z2} = \frac{1}{2\pi \cdot C_C \cdot R_C} \tag{10}$$

where R<sub>C</sub> is compensation resistor.

The system crossover frequency ( $f_c$ ), where the control loop has unity gain, is recommended to be set at 1/10<sup>th</sup> of switching frequency. Generally, higher  $f_c$  means faster response to load transients, but can result in instability if not properly compensated.

The first step in compensation design is choosing the compensation resistor ( $R_c$ ) to set the crossover frequency by the following equation:

$$R_{C} = \frac{2\pi \cdot C_{OUT} \cdot f_{C} \cdot V_{OUT}}{G_{CS} \cdot G_{EA} \cdot V_{FB}}$$
(11)

where V<sub>FB</sub> is reference voltage.

The next step is choosing the compensation capacitor  $(C_C)$  to achieve the desired phase margin. For applications with typical inductor values, setting the compensation zero,  $f_{Z2}$ , to below one fourth of the crossover frequency provides sufficient phase margin. Determine the  $(C_C)$  value by the following equation:

$$C_{\rm C} = \frac{2}{\pi \cdot R_{\rm C} \cdot f_{\rm C}} \tag{12}$$

Then determine if the second compensation capacitor  $(C_A)$  is required. It is required if the ESR zero of the output capacitor is located at less than half of the switching frequency.

$$\frac{1}{2\pi \cdot C_{OUT} \cdot ESR} < \frac{f_S}{2}$$
(13)

If required, add the second compensation capacitor ( $C_A$ ) to set the pole  $f_{P3}$  at the location of the ESR zero. Determine ( $C_A$ ) value by the equation:


$$C_A = \frac{C_{OUT} \cdot ESR}{R_C} \tag{14}$$

#### **Design Example**

Table 2 provides component values for delivering various output voltages with loads up to 1 A with  $V_{IN}$  at 5 V (±10% tolerance).

## Table 2. Recommended Feedback and Compensation Values ( $V_{IN}$ =5 V)

| Vo    | <b>C</b> <sub>4</sub> | L <sub>1</sub> | R <sub>2</sub> | R₃      | R <sub>1</sub> | C <sub>5</sub> | C <sub>2</sub> |
|-------|-----------------------|----------------|----------------|---------|----------------|----------------|----------------|
| 1.2 V |                       |                | Short          | Open    |                |                |                |
| 1.5 V |                       |                | 2.55 kΩ        | 10.2 kΩ |                |                |                |
| 1.8 V | 10 µF                 | 3.3 µH         | 5.9 kΩ         | 11.8 kΩ | 4.7 kΩ         | 1.5 nF         | 150 pF         |
| 2.5 V |                       |                | 16.2 kΩ        | 15 kΩ   |                |                |                |
| 3.3 V |                       |                | 18.7 kΩ        | 10.7 kΩ |                |                |                |



# Figure 15. Recommended Schematic (5 V<sub>IN</sub> to 2.5 V<sub>0</sub>)

© 2013 Fairchild Semiconductor Corporation FAN8060 • Rev. 1.0.1

## **PCB Layout Recommendations**

The switching power supply PCB layout needs careful attention and is critical to achieving low losses and clean and stable operation. Although each design is different, below are some general recommendations for a good PCB layout.

- Keep the high-current traces and load connectors as short and wide as possible. These traces consist of VIN, GND, VOUT, and SW.
- Place the input capacitor, the inductor, and the output capacitor as close as possible to the IC terminals.
- Keep the loop area between SW node, inductor, and output capacitors as small as possible; minimizing ground loops to reduce EMI issues.
- Route high-dV/dt signals, such as SW node, away from the error amplifier input/output pins.
- Keep components connected to the FB and COMP pins close to the pins.





Figure 16. Recommended PCB Layout





\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### **PRODUCT STATUS DEFINITIONS**

| Definition of Terms      |                       |   |
|--------------------------|-----------------------|---|
| Datasheet Identification | Product Status        | Definition  |
| Advance Information      | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.   |
| Preliminary              | First Production      | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production       | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.   |
| Obsolete                 | Not In Production     | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor.<br>The datasheet is for reference information only.   |

Rev. 177

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor: