

N-Channel PowerTrench[®] MOSFET 60 V, 136 A, 4.1 m Ω

Features

- Max $r_{DS(on)}$ = 4.1 m Ω at V_{GS} = 10 V, I_D = 21.5 A
- Max $r_{DS(on)} = 5 \text{ m}\Omega$ at $V_{GS} = 8 \text{ V}$, $I_D = 19.5 \text{ A}$
- 100% UIL tested
- RoHS Compliant







General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency and to minimize switch node ringing of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{DS(on)}$, fast switching speed and body diode reverse recovery performance.

Applications

- Primary Switch in isolated DC-DC
- Synchronous Rectifier
- Load Switch





MOSFET Maximum Ratings T_C = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V _{DS}	Drain to Source Voltage			60	V	
V _{GS}	Gate to Source Voltage			±20	V	
ID	Drain Current -Continuous	T _C = 25 °C	(Note 5)	136	A	
	-Continuous	T _C = 100 °C	(Note 5)	86		
	-Continuous	T _A = 25 °C	(Note 1a)	21.5		
	-Pulsed		(Note 4)	240		
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	228	mJ	
P _D	Power Dissipation	T _C = 25 °C		127	10/	
	Power Dissipation	T _A = 25 °C	(Note 1a)	3.1	W	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C	

Thermal Characteristics

R_{\thetaJC}	Thermal Resistance, Junction to Case	0.98	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient (Note 1a)	40	C/vv

Package Marking and Ordering Information


Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD86540	FDD86540	D-PAK(TO-252)	13 "	16 mm	2500 units

36540
N-Channel
PowerTrenc
ch [®] MOSFET

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	60			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		28		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
On Chara	acteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$	2	3.1	4	V
$\Delta V_{GS(th)}$ ΔT_J	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, referenced to 25 °C		-11		mV/°C
		V _{GS} = 10 V, I _D = 21.5 A		3.4	4.1	
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 8 V, I _D = 19.5 A 4.1		5	mΩ	
		V_{GS} = 10 V, I_{D} = 21.5 A, T_{J} = 125 °C		5.2	6.3	,
9 _{FS}	Forward Transconductance	V _{DS} = 10 V, I _D = 21.5 A		75		S
C _{iss} C _{oss}	Input Capacitance Output Capacitance	− V _{DS} = 30 V, V _{GS} = 0 V, − f = 1 MHz		4767 1409	6340 1880	pF pF
Corr		50 00		-		
C _{rss}	Reverse Transfer Capacitance			48	90	pF
Rg	Gate Resistance			0.6		Ω
Switching						
Switching	g Characteristics					
	Turn-On Delay Time			26	42	ns
t _{d(on)}	-	V _{DD} = 30 V, I _D = 21.5 A,		26 15	42 28	ns ns
t _{d(on)} t _r	Turn-On Delay Time	V _{DD} = 30 V, I _D = 21.5 A, V _{GS} = 10 V, R _{GEN} = 6 Ω		-		
t _{d(on)} t _r t _{d(off)}	Turn-On Delay Time Rise Time			15	28	ns
t _{d(on)} t _r t _{d(off)} t _f	Turn-On Delay Time Rise Time Turn-Off Delay Time	V_{GS} = 10 V, R_{GEN} = 6 Ω		15 31	28 49	ns ns
t _{d(on)} t <u>r</u> t <u>d(off)</u> t _f Q _g	Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$		15 31 6.9	28 49 14	ns ns ns
t _{d(on)} t _r t _{d(off)} t _f Q _g Q _g	Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time	V_{GS} = 10 V, R_{GEN} = 6 Ω		15 31 6.9 65	28 49 14 90	ns ns ns nC
t _{d(on)} t _r t _{d(off)} t _f Q _g Q _g Q _{gs}	Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 8 \text{ V}$ $V_{DD} = 30 \text{ V},$		15 31 6.9 65 54	28 49 14 90	ns ns nS nC nC
t _{d(on)} t _r t _{d(off)} t _f Q _g Q _g Q _{gs} Q _{gd}	Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 8 \text{ V}$ $V_{DD} = 30 \text{ V},$		15 31 6.9 65 54 23	28 49 14 90	ns ns nC nC nC
$t_{d(on)}$ t_r $t_{d(off)}$ t_f Q_g Q_{gs} Q_{gd} Drain-So	Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge urce Diode Characteristics	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 8 \text{ V}$ $V_{DD} = 30 \text{ V},$		15 31 6.9 65 54 23	28 49 14 90	ns ns nC nC nC
$t_{d(on)}$ t_r $t_{d(off)}$ t_f Q_g Q_{gs} Q_{gd} Drain-So	Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 8 \text{ V}$ $V_{DD} = 30 \text{ V},$ $I_{D} = 21.5 \text{ A}$		15 31 6.9 65 54 23 12	28 49 14 90 75	ns ns nC nC nC nC
$\begin{array}{c} t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_g \\ Q_{gs} \\ Q_{gd} \end{array}$	Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge urce Diode Characteristics	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 8 \text{ V}$ $I_D = 30 \text{ V},$ $I_D = 21.5 \text{ A}$ $V_{GS} = 0 \text{ V}, \text{ I}_S = 21.5 \text{ A}$ (Note 2)		15 31 6.9 65 54 23 12 0.8	28 49 14 90 75 	ns ns nC nC nC v

Notes:

R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.
 R_{0JA} is determined by the user's board design.




a) 40 °C/W when mounted on a 1 in² pad of 2 oz copper





b) 96 °C/W when mounted on a minimum pad

Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.
 Starting T_J = 25 °C, L = 0.3 mH, I_{AS} = 39 A, V_{DD} = 54 V, V_{GS} = 10 V.
 Pulsed Id please refer to Fig 11 SOA graph for more details.
 Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.













* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms				
Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 177

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor: