


## **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Tape Width Quantity	
884	FDMA8884	MicroFET 2x2	7 "	8 mm 3000 units		

Symbol	Parameter	Test Con	ditions	Min	Тур	Max	Units
Off Chara	acteristics		L				
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V		30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C			15		mV/°C
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = 24 V, V_{GS} = 0 V$				1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current, Forward					100	nA
On Chara	acteristics						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA		1.2	1.8	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C			-5		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 6.$		19	23	mΩ	
		$V_{GS} = 4.5 \text{ V}, I_D = 6.0 \text{ A}$			25		30
		$V_{GS}$ = 10 V, $I_{D}$ = 6.5 A, $T_{J}$ = 125 °C			25		30
9fs	Forward Transconductance	V <sub>DD</sub> = 5 V, I <sub>D</sub> = 6.5 A			26		S
Dynamic	Characteristics						
C <sub>iss</sub>	Input Capacitance				339	450	pF
C <sub>oss</sub>	Output Capacitance				132	175	pF
C <sub>rss</sub>	Reverse Transfer Capacitance				18	28	pF
R <sub>g</sub>	Gate Resistance				1.1		Ω
Switching	g Characteristics						
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD}$ = 15 V, I <sub>D</sub> = 6.5 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω			5	10	ns
t <sub>r</sub>	Rise Time				1	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time				11	20	ns
t <sub>f</sub>	Fall Time				1	10	ns
<u>^</u>	Total Gate Charge	$V_{GS} = 0 V$ to 10 V			5.4	7.5	nC
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 V \text{ to } 4.5 V$	V <sub>DD</sub> = 15 V		2.7	3.7	nC
. ,	Total Gate Charge	$I_{\rm D} = 6.5 \text{ A}$			1.0		nC
Q <sub>gs</sub>					0.9		nC
Q <sub>gs</sub> Q <sub>gd</sub>	Gate to Drain "Miller" Charge						
Q <sub>gd</sub>	Gate to Drain "Miller" Charge						
Q <sub>gd</sub> Drain-So		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 6.5 /	A (Note 2)		0.86	1.2	V
Q <sub>gd</sub>	urce Diode Characteristics	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 6.5 /			0.86 16	1.2 28	V ns

 $R_{\theta_LC}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta_LC}$  is guaranteed by design while  $R_{\theta_CA}$  is determined by the user's board design.






b. 180 °C/W when mounted on a minimum pad of 2 oz copper.

2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0 %.


3. As an N-ch device, the negative Vgs rating is for low duty cycle pulse occurrence only. No continuous rating is implied.


2



## Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted









Product Status	Definition			
Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			
	Formative / In Design First Production Full Production			

www.fairchildsemi.com

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor: