

#### **General Description**

The MAX13481E/MAX13482E/MAX13483E ±15kV ESDprotected USB-compliant transceivers interface lowvoltage ASICs with USB devices. The transceivers fully comply to USB 2.0 when operating at full-speed (12Mbps). The transceivers also operate with V<sub>L</sub> as low as 1.6V, ensuring compatibility with low-voltage ASICs.

The MAX13481E/MAX13482E/MAX13483E feature a logic-selectable suspend mode that reduces current consumption. Integrated ±15kV ESD circuitry protects D+ and D- bus connections.

The MAX13481E/MAX13482E/MAX13483E operate over the extended -40°C to +85°C temperature range and are available in a 16-pin (3mm x 3mm) thin QFN package.

#### **Applications**

Cell Phones

PDAs

Digital Still Cameras

#### Selector Guide

PART	ENUM INPUT	INTERNAL 1.5 $k\Omega$ RESISTOR	V <sub>BUS</sub> DETECTION
MAX13481EETE	<b>\</b>		_
MAX13482EETE	✓	✓	1
MAX13483EETE	_	_	✓

Typical Operating Circuits appear at end of data sheet.

#### **Features**


- ♦ Active-Low Enumeration Input Controls D+ Pullup Resistor (MAX13482E)
- **♦** Active-Low Enumeration Input Controls Internal Pullup Switch (MAX13481E)
- ♦ ±15kV ESD Protection on D+ and D-
- ♦ USB 2.0 Full-Speed Compliant Transceiver
- ♦ V<sub>BUS</sub> Detection (MAX13482E/MAX13483E)
- ♦ +1.60V to +3.6V V<sub>L</sub> Allows Connection with Low-Voltage ASICs
- ♦ No Power-Supply Sequencing Required
- ♦ Pin Compatible with MIC2551A (MAX13481E)
- ♦ Pin Compatible with DP1680 (MAX13483E)
- ♦ Pin Compatible with DP1681 (MAX13481E)
- ♦ Pin Compatible with DP1682 (MAX13482E)

#### **Ordering Information**

PART	PIN-PACKAGE	TOP MARK	PKG CODE
MAX13481EETE	3mm X 3mm TQFN-EP*	ADF	T1633-4
MAX13482EETE	3mm X 3mm TQFN-EP*	ADI	T1633-4
MAX13483EETE	3mm X 3mm TQFN-EP*	ADJ	T1633-4

<sup>\*</sup>EP = Exposed Paddle.

## Pin Configurations



Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

vise noted.)
0.3V to +7V
' to (V <sub>BUS</sub> + 0.3V)
0.3V to +7V
.3V to $(V_L + 0.3V)$
±150mA
±15mA

Continuous Power Dissipation (T <sub>A</sub> = -16-Pin, 3mm x 3mm TQFN (derate	
+70°C)	-
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +4V \text{ to } +5.5V, V_L = +1.6V \text{ to } +3.6V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +5V, V_L = +2.5V, T_A = +25^{\circ}C.)$  (Note 1)

PARAMETER	SYMBOL	OL CONDITIONS			TYP	MAX	UNITS
SUPPLY INPUTS (V <sub>BUS</sub> , V <sub>TRM</sub> , V <sub>I</sub>	_)						
V <sub>BUS</sub> Input Range	V <sub>BUS</sub>					5.5	V
V <sub>L</sub> Input Range	VL			1.6		3.6	V
Regulated Supply-Voltage Output	V <sub>VTRM</sub>			3.0	3.3	3.6	V
Operating V <sub>CC</sub> Supply Current	Ivcc	Full-speed transmittin 12Mbps, C <sub>L</sub> = 50pF c				10	mA
Operating V <sub>L</sub> Supply Current	l <sub>VL</sub>	Full-speed transmittin 12Mbps, C <sub>L</sub> = 15pF r V <sub>L</sub> = 2.5V (Note 2)				2.5	mA
Full-Speed Idle and SE0 Supply	l	Full-speed idle, VD+ >	2.7V, V <sub>D-</sub> < 0.3V		250	350	
Current	IVCC(IDLE)	SE0: $V_{D+} < 0.3V$ , $V_{D-}$	< 0.3V		250	350	μΑ
Static V <sub>L</sub> Supply Current	IVL(STATIC)	Full-speed idle, SE0 c	r suspend mode			5	μΑ
Suspend Supply Current	Ivcc(susp)	VM = VP = open, ENU	$\overline{JM} = SUS = \overline{OE} = high$			35	μΑ
Disabled-Mode Supply Current	Ivcc(dis)	V <sub>L</sub> = GND or open				20	μA
Sharing-Mode V <sub>L</sub> Supply Current	IVL(SHARING)	$V_{BUS} = GND$ or open, $\overline{OE} = low$ , $VP = low$ or high, $VM = low$ or high, $SUS = high$ , $\overline{ENUM} = high$				5	μΑ
Disable-Mode Load Current on D+ and D-	IDX(DISABLE)	$V_L = GND \text{ or open, } V_L$	o_ = 0 or 5.5V			5	μΑ
Sharing-Mode Load Current on D+ and D-	IDX(SHARING)	V <sub>BUS</sub> = GND or open	V <sub>D</sub> _ = 0 or 5.5V			20	μΑ
1100 0 1 0 1 0	V <sub>TH</sub> _H	Supply present		3.6			
USB Power-Supply Detection Threshold	\/	Supply lost	V <sub>L</sub> ≥ 1.7V			0.8	V
Threshold	V <sub>TH_L</sub>	Supply lost	V <sub>L</sub> < 1.7V			0.7	
USB Power-Supply Detection Hysteresis	VHYST				75		mV
V <sub>L</sub> Supply-Voltage Detection Threshold	V <sub>TH(VL)</sub>				0.85		V

\_\_\_ /N/XI/N

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +4V \text{ to } +5.5V, V_L = +1.6V \text{ to } +3.6V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V, V_L = +2.5V, T_A = +25^{\circ}C.) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG VOLTAGE OUTPUTS (\)	/PU, VPUR)					
Off-State Leakage	l <sub>LZ</sub>	ENUM = V <sub>L</sub>	-1		+1	μΑ
VPU Switch Resistance		MAX13481E		10		Ω
VPUR Pullup Resistance		MAX13482 (Note 3)	1.425		1.575	kΩ
DIGITAL INPUTS/OUTPUTS (VP,	VM, RCV, OE	E, ENUM, SUS, BD)				
Input-High Voltage	VIH	VP, VM, $\overline{\text{OE}}$ , $\overline{\text{ENUM}}$ , SUS	0.7 x V <sub>L</sub>			V
Input-Low Voltage	VIL	VP, VM, OE, ENUM, SUS			0.3 x V <sub>L</sub>	V
Output Voltage High	VoH	VP, VM, RCV, BD, ISOURCE = 2mA	V <sub>L</sub> - 0.4			V
Output Voltage Low	V <sub>OL</sub>	VP, VM, RCV, BD, I <sub>SINK</sub> = 2mA			0.4	V
Input Leakage Current	I <sub>LKG</sub>		-1		+1	μΑ
Input Capacitance		Measured from input to GND		10		рF
ANALOG INPUT/OUTPUTS (D+, I	D-)		•			
Differential Input Sensitivity	$V_{DI}$	I(V <sub>D+</sub> - V <sub>D-</sub> )I	200			mV
Differential Common-Mode Voltage Range	Vсм	Include V <sub>DI</sub>	0.8		2.5	V
Single-Ended Input-Low Voltage	V <sub>IL</sub>				0.8	V
Single-Ended Input-High Voltage	VIH		2.0			V
Hysteresis	V <sub>HYS</sub>			250		mV
Output Voltage Low	Vol	$R_L = 1.5k\Omega$ from D+ or D- to 3.6V			0.3	V
Output Voltage High	VoH	$R_L = 15k\Omega$ to GND	2.8		3.6	V
Off-State Leakage Current		Three-state driver	-1		+1	μΑ
Transceiver Capacitance	C <sub>IND</sub>	D_ to GND		20		рF
Driver Output Impedance	Rout		2		15	Ω
ESD PROTECTION (D+, D-)						
Human Body Model				±15		kV
IEC 61000-4-2 Contact Discharge				±8		kV

#### TIMING CHARACTERISTICS

 $(V_{CC} = +4V \text{ to } +5.5V, V_L = +1.6V \text{ to } +3.6V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V, V_L = +2.5V, T_A = +25^{\circ}C.) \text{ (Note 1)}$ 

PARAMETER	SYMBOL CONDITIONS			TYP	MAX	UNITS
DRIVER CHARACTERISTICS (CL	= 50pF)					
Rise Time D+/D-	t <sub>FR</sub>	10% to 90% of IVOH-VOLI (Figures 1, 9)	4		20	ns
Fall Time D+/D-	tFF	90% to 10% of IVOH-VOLI (Figures 1, 9)	4		20	ns
Rise- and Fall-Time Matching	t <sub>FR</sub> /t <sub>FF</sub>	Excluding the first transition from idle state, (Figure 1) (Note 2)	90		110	%

#### **TIMING CHARACTERISTICS (continued)**

 $(V_{CC} = +4V \text{ to } +5.5V, V_L = +1.6V \text{ to } +3.6V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +5V, V_L = +2.5V, T_A = +25^{\circ}C.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Signal Crossover Voltage	VCRS	(Figure 2) (Note 2)	1.3		2	V
Driver Propagation Delay	t <sub>PLH_DRV</sub>	Low-to-high transition (Figure 2)			18	ns
Driver Propagation Delay	tphl_drv	High-to-low transition (Figure 2)			18	ns
Driver England Dalay Times	tpzh_drv	Off-to-high transition (Figures 3, 10)			20	ns
Driver-Enabled Delay Time	tpzl_drv	Off-to-low transition (Figures 3, 10)			20	ns
Driver Dischlad Delev	tphz_drv	High-to-off transition (Figures 3, 10)			20	ns
Driver Disabled Delay	tplz_drv	Low-to-off transition (Figures 3, 10)			20	ns
RECEIVER (C <sub>L</sub> = 15pF)						
Differential Receiver	tplh_rcv	Low-to-high transition (Figures 4, 9)			20	
Propagation Delay	tphl_rcv	High-to-low transition (Figures 4, 9)			20	ns
Single-Ended Receiver	t <sub>PLH_SE</sub>	Low-to-high transition (Figures 4, 9)			12	20
Propagation Delay	tphl_se	High-to-low transition (Figures 4, 9)			12	ns
Single-Ended Receiver Disable	tPHZ_SE	High-to-off transition (Figure 5)			15	
Delay	tplz_se	Off-to-low transition (Figure 5)			15	ns
Single-Ended Receiver Enable	tpzh_se	Off-to-high transition (Figure 5)			15	20
Delay	tpzl_se	Off-to-low transition (Figure 5)			15	ns


**Note 1:** Parameters are 100% production tested at +25°C, unless otherwise noted. Limits over temperature are guaranteed by design.


Note 2: Guaranteed by design, not production tested.


Note 3: Including external  $27\Omega$  series resistor.

## Typical Operating Characteristics

 $(V_{BUS} = 5V, V_{L} = +3.3V, T_{A} = +25^{\circ}C, unless otherwise noted.)$ 









### Typical Operating Characteristics (continued)


 $(V_{BUS} = 5V, V_{L} = +3.3V, T_{A} = +25^{\circ}C, unless otherwise noted.)$ 




## Typical Operating Characteristics (continued)


(V<sub>BUS</sub> = 5V,  $V_L$  = +3.3V,  $T_A$  = +25°C, unless otherwise noted.)





20ns/div





## **Pin Description**

	PIN				
MAX13481E	MAX13482E	MAX13483E	NAME	FUNCTION	
8, 16	1, 8	1, 5, 8	N.C.	No Connection. Not internally connected.	
1		_	SP	Connect to $V_L$ for Pin Compatibility to the MIC2551A or Leave Floating. Not internally connected.	
2	2	2	RCV	Differential Receiver Output. RCV responds to the differential input on D+ and D RCV asserts low when SUS = $V_L$ .	
3	3	3	VP	Receiver Output/Driver Input. VP functions as a receiver output when $\overline{OE} = V_L$ . VP duplicates D+ when receiving. VP functions as a driver input when $\overline{OE} = \text{GND}$ .	

## Pin Description (continued)

	PIN		NAME	FUNCTION
4	4	4	VM	Receiver Output/Driver Input. VM functions as a receiver output when $\overline{OE} = V_L$ . VM duplicates D- when receiving. VM functions as a driver input when $\overline{OE} = \text{GND}$ .
5	5	ı	ENUM	Active-Low Enumerator-Function-Selection Input. ENUM controls the pullup resistor or switch connection. See the ENUM section.
6	6	6	GND	Ground
7	7	7	SUS	Suspend Input. Drive SUS low for normal operation. Drive SUS high for low-power state. RCV asserts low and D+/ D- are high impedance in suspend mode. VP and VM remain active in suspend mode.
9	9	9	ŌĒ	Output Enable. Drive $\overline{OE}$ to GND to enable the D+/D- transmitter outputs. Drive $\overline{OE}$ to V <sub>L</sub> to disable the transmitter outputs. $\overline{OE}$ also controls the I/O directions of VP and VM (see Tables 3 and 4).
10	10	10	D-	USB Input/Output. For $\overline{OE}=$ GND, D- functions as a USB output with VM providing the input signal. For $\overline{OE}=$ V <sub>L</sub> , D- functions as a USB input with VM functioning as a single-ended receiver output.
11	11	11	D+	USB Input/Output. For $\overline{OE}$ = GND, D+ functions as a USB output with VP providing the input signal. For $\overline{OE}$ = V <sub>L</sub> , D+ functions as a USB input with VP functioning as a single-ended receiver output.
12	12	12	V <sub>TRM</sub>	Regulated Output Voltage. V <sub>TRM</sub> provides a 3.3V output derived from V <sub>BUS</sub> . Bypass V <sub>TRM</sub> to GND with a 1µF (min) low-ESR capacitor such as ceramic or plastic film types. V <sub>TRM</sub> provides power to internal circuitry, the internal D+ pullup resistor, VPU and VPUR. Do not use V <sub>TRM</sub> to power external circuitry.
13	_	_	VPU	Pullup Voltage. For $\overline{\text{ENUM}} = \text{GND}$ , VPU is pulled to an internal 3.3V voltage. Connect a 1.5k $\Omega$ resistor between D+ and VPU for full-speed operation. For $\overline{\text{ENUM}} = \text{VL}$ , VPU is high impedance.
_	_	13	I.C.	Internally Connected. Leave open. Do not connect to external circuitry.
_	13	_	VPUR	Internal Pullup Resistor. VPUR is pulled to an internal 3.3V voltage through a 1.5k $\Omega$ resistor ( $\overline{\text{ENUM}} = \text{GND}$ ). Connect VPUR to D+ for full-speed operation. For $\overline{\text{ENUM}} = \text{V}_{\text{L}}$ , VPU is high impedance.
14	14	14	V <sub>BUS</sub>	USB-Side Power-Supply Input. Connect a +4V to +5.5V power supply to V <sub>BUS</sub> . V <sub>BUS</sub> supplies power to the internal regulator. Bypass V <sub>BUS</sub> to GND with a 1µF ceramic capacitor. Connect V <sub>BUS</sub> and V <sub>TRM</sub> together when powering the MAX13481E/MAX13482E/MAX13483E with an external power supply.
15	15	15	VL	Digital Input/Output Connection Logic Supply. Connect a +1.6V to +3.6V supply to $V_L$ . Bypass $V_L$ to GND with a 0.1 $\mu$ F (min) low-ESR ceramic capacitor.
_	16	16	BD	USB Detector Output (Push/Pull). A high at BD signals to the ASIC that V <sub>BUS</sub> is present.
EP	EP	EP	EP	Exposed Paddle. Connect EP to GND.

#### Detailed Description

The MAX13481E/MAX13482E/MAX13483E ±15kV ESD-protected USB-compliant transceivers convert single-ended or differential logic-level signals to USB signals, and USB signals to single-ended or differential logic signals. These devices fully comply to USB 2.0 when operating at full-speed (12Mbps), and operate with V<sub>L</sub> as low as 1.6V, ensuring compatibility with low-voltage ASICs. Integrated ±15kV ESD-circuitry protection protects D+ and D- bus connections.

The MAX13481E/MAX13483E require an external 1.5k $\Omega$  pullup resistor to V<sub>TRM</sub> for full-speed operation. The MAX13481E requires an external 1.5k $\Omega$  pullup resistor and feature an active-low enumeration function that connects a +3.3V voltage at VPU. The MAX13482E features an active-low enumeration function that connects a 1.5k $\Omega$  pullup resistor at VPUR for full-speed operation. The MAX13482E/MAX13483E also provide a bus detect (BD) output that asserts high when V<sub>BUS</sub> > 3.6V.

#### \_Applications Information

#### **Power-Supply Configurations**

#### Normal Operating Mode

Connect  $V_L$  and  $V_{BUS}$  to system power supplies (Table 1). Connect  $V_L$  to a +1.6V to +3.6V supply. Connect  $V_{BUS}$  to a +4.0V to +5.5V supply or to the  $V_{BUS}$  connector.

Alternatively, these parts can derive power from a single Li+ cell. Connect the battery to VBUS. VTRM remains above +3.0V for VBUS as low as +3.1V. Additionally, the devices can be powered by an external +3.3V  $\pm 10\%$  voltage regulator. Connect VBUS and VTRM to an external +3.3V voltage regulator. VBUS no longer consumes current to power the internal linear regulator in this configuration. The bus detect function (BD) on the MAX13482E and MAX13483E does not function when the device is powered this way.

#### Disable Mode

Connect  $V_{BUS}$  to a system power supply and leave  $V_{L}$  unconnected or connect to GND. D+ and D- enter a tristate mode and  $V_{BUS}$  (or  $V_{BUS}$  and  $V_{TRM}$ ) consumes less than 20 $\mu$ A of supply current. D+ and D- withstand external signals up to +5.5V in disable mode (Table 2).

Table 1. Power-Supply Configuration

V <sub>BUS</sub> (V)	V <sub>TRM</sub> (V)	V <sub>L</sub> (V)	CONFIGURATION	NOTES
+4.0 to +5.5	+3.0 to +3.6 output	+1.6 to +3.6	Normal mode	_
+4.0 to +5.5	+3.0 to +3.6 output	GND or floating	Disable mode	Table 2
GND or floating	High Z	+1.6 to +3.6	Sharing mode	Table 2
+3.1 to +4.5	+3.0 to +3.6 output	+1.6 to +3.6	Battery supply	
+3.0 to +3.6	+3.0 to +3.6 input	+1.6 to +3.6	Voltage regulator supply	_

Table 2. Disable-Mode and Sharing-Mode Connection

INPUTS/OUTPUTS	DISABLE MODE	SHARING MODE
V <sub>BUS</sub> / V <sub>TRM</sub>	4V to 5.5V	Floating or connected to GND
$V_{L}$	Floating or connected to GND	1.6V to 3.6V input
D+ and D-	High impedance	High impedance
VP and VM	Invalid*	For $\overline{OE}$ = low, high impedance
VP and VIVI	invalid	For $\overline{OE}$ = high, output logic high
RCV	Invalid*	Undefined
BD (MAX13482E/MAX13483E)	Invalid*	Low

<sup>\*</sup>High impedance or logic low

#### Sharing Mode

Connect V<sub>L</sub> to a system power supply and leave V<sub>BUS</sub> (or V<sub>BUS</sub> and V<sub>TRM</sub>) unconnected or connect to GND. D+ and D- enter a tri-state mode, allowing other circuitry to share the USB D+ and D- lines. V<sub>L</sub> consumes less than 20µA of supply current. D+ and D- withstand external signals up to +5.5V in sharing mode (Table 2).

#### **Device Control**

ŌΕ

 $\overline{\text{OE}}$  controls the direction of communication. Drive  $\overline{\text{OE}}$  low to transfer data from the logic side to the USB side. For  $\overline{\text{OE}}$  = low, VP and VM serve as differential driver inputs to the USB transmitter. Drive  $\overline{\text{OE}}$  high to transfer data from the USB side to the logic side. For  $\overline{\text{OE}}$  = high, VP and VM serve as single-ended receiver outputs from the USB inputs (D+ and D-). RCV serves as a differential receiver output, regardless of the state of  $\overline{\text{OE}}$ .

#### **ENUM** (MAX13481E/MAX13482E)

The MAX13481E/MAX13482E feature an active-low enumerate function that allows software control of the 1.5k $\Omega$  pullup resistor and switch to D+ for full-speed operation.

For the MAX13481E, connect a  $1.5k\Omega$  pullup resistor between D+ and VPU. The MAX13481E provides an internal switch that pulls VPU to a +3.3V voltage. Drive  $\overline{\text{ENUM}}$  high to disconnect VPU from voltage. Drive  $\overline{\text{ENUM}}$  low to connect VPU and the external pullup resistor to the +3.3V voltage.

The MAX13482E has an internal  $1.5k\Omega$  resistor that connects at VPUR. Connect VPUR directly to D+. Drive ENUM high to disconnect the internal pullup resistor at VPUR. Drive ENUM low to connect the internal pullup resistor to VPUR.

#### SUS

The SUS state determines whether the MAX13481E/MAX13482E/MAX13483E operate in normal mode or in suspend mode. Connect SUS to GND to enable normal operation. Drive SUS high to enable suspend mode. RCV asserts low and VP and VM remain active in suspend mode (Tables 3 and 4). In suspend mode, supply current is reduced.

Table 3. Transmit Truth Table  $\overline{(OE} = 0)$ 

INPUTS		OUTPUTS		
VP	VM	D+	D-	
0	0	0	0	
0	1	0	1	
1	0	1	0	
1	1	1	1	

Table 4a. Receive Truth Table  $(\overline{OE} = 1)$ 

INPUTS		OUTPUTS			
D+	D-	VP	VM	RCV	
0	0	0	0	RCV*	
0	1	0	1	0	
1	0	1	0	1	
1	1	1	1	Χ	

<sup>\* =</sup> Last state X = Undefined

## Table 4b. Receive Truth Table $(\overline{OE} = 1, SUS = 1)$

INPUTS		OUTPUTS			
D+	D-	VP	VM	RCV	
0	0	0	0	0	
0	1	0	1	0	
1	0	1	0	0	
1	1	1	1	0	

#### **VTRM**

An internal linear regulator generates the V<sub>TRM</sub> voltage (+3.3V, typ). V<sub>TRM</sub> derives power from V<sub>BUS</sub> (see the *Power-Supply Configurations* section). V<sub>TRM</sub> powers the internal portions of the USB circuitry and provides the pullup voltage for the MAX13481E/MAX13482E. Bypass V<sub>TRM</sub> to GND with a 1 $\mu$ F ceramic capacitor as close to the device as possible. Do not use V<sub>TRM</sub> to provide power to any other external circuitry.

#### D+ and D-

D+ and D- serve as bidirectional bus connections and are ESD-protected to  $\pm 15$ kV (Human Body Model). For  $\overline{OE}$  = low, D+ and D- serve as transmitter outputs. For  $\overline{OE}$  = high, D+ and D- serve as receiver inputs.

#### BD (MAX13482E/MAX13483E)

The push-pull bus detect (BD) output monitors  $V_{BUS}$  and asserts high if  $V_{BUS}$  is greater than  $V_{TH\_L}$ , and the MAX13482E/MAX13483E enter sharing mode (Table 2).

#### **V<sub>BUS</sub>**

For most applications, VBUS connects to the VBUS terminal on the USB connector (see the *Power-Supply Configurations* section). VBUS can also connect to an external supply. Drive VBUS low to enable sharing mode. Bypass VBUS to GND with a 1µF ceramic capacitor as close to the device as possible.

#### **External Components**

#### External Capacitors

The MAX13481E/MAX13482E/MAX13483E require three external capacitors for proper operation. Bypass  $V_L$  to GND with a 0.1µF ceramic capacitor. Bypass  $V_{BUS}$  to GND with a 1µF ceramic capacitor. Bypass  $V_{TRM}$  to GND with a 1µF (min) ceramic capacitor. Install all capacitors as close to the device as possible.

#### **External Resistor**

Proper USB operation requires two external resistors, each  $27\Omega$  ±1%. Install one resistor in series between D+ of the MAX13481E/MAX13482E/MAX13483E and D+ on the USB connector. Install the other resistor in series between D- of the MAX13481E/MAX13482E/MAX13483E and D- on the USB connector (see the *Typical Operating Circuits*). The MAX13483E requires an external 1.5k $\Omega$  pullup resistor between V<sub>TRM</sub> and D+ for full-speed operation. The MAX13481E requires an external 1.5k $\Omega$  pullup resistor between VPU and D+ for full-speed operation. The MAX13482E does not require an external pullup resistor but VPUR must be connected to D+ for full-speed operation.

#### **Data Transfer**

#### Transmitting Data to the USB

To transmit data to the USB, drive  $\overline{OE}$  low. The MAX13481E/MAX13482E/MAX13483E transmit data to the USB differentially on D+ and D-. VP and VM serve as input signals to the differential driver and are also used to assert a single-ended zero (SE0) driver (see Table 3).

#### Receiving Data from the USB

To receive data from the USB, drive  $\overline{OE}$  high and SUS low. Differential data received by D+ and D- appears at RCV. Single-ended receivers on D+ and D- drive VP and VM, respectively.

#### RCV

RCV monitors D+ and D- when receiving data. RCV is a logic 1 for D+ high and D- low. RCV is a logic 0 for D+ low and D- high. RCV retains its last valid state when D+ and D- are both low (single-ended zero, or SE0).

#### **ESD Protection**

D+ and D- possess extra protection against static electricity to protect the devices up to ±15kV. The ESD structures withstand high ESD in all operating modes: normal operation, suspend mode, and powered down. D+ and D- provide protection to the following limits:

- ±15kV using the Human Body Model
- ±8kV using the Contact Discharge method specified in IEC 61000-4-2
- To protect V<sub>BUS</sub> from ±15kV ESD, a 1μF or greater capacitor must be connected from V<sub>BUS</sub> to GND.

#### **ESD Test Conditions**

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

#### **Human Body Model**

Figure 6 shows the Human Body Model and Figure 7 shows the current waveform generated when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which then discharges into the test device through a  $1.5 \mathrm{k}\Omega$  resistor.

#### IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. It does not specifically refer to integrated circuits. The major difference between tests done using the Human Body Model and IEC 61000-4-2 is a higher peak current in IEC 61000-4-2, due to lower series resistance. Hence, the ESD with-

#### **Timing Diagrams**




Figure 1. Rise and Fall Times




Figure 2. Timing of VP and VM to D+ and D-

stand voltage measured to IEC 61000-4-2 generally is lower than that measured using the Human Body Model. Figure 8 shows the IEC 61000-4-2 model. The Contact Discharge method connects the probe to the device before the probe is charged.

#### **Machine Model**

The Machine Model for ESD tests all connections using a 200pF storage capacitor and zero discharge resis-




Figure 3. Driver's Enable and Disable Timing

tance. Its objective is to emulate the stress caused by contact that occurs with handling and assembly during manufacturing. All pins require this protection during manufacturing, not just inputs and outputs. After PC board assembly, the Machine Model is less relevant to I/O ports.

# D+/D OV VL tphl\_RCV, tphl\_SE RCV, VM, AND VP INPUT RISE/FALL TIME < 4ns tphl\_RCV. tphl\_RCV. tphl\_SE

Figure 4. D+/D- Timing to VP, VM, and RCV




Figure 5. Receiver's Enable and Disable Timing

#### **Timing Diagrams (continued)**




Figure 6. Human Body ESD Test Model




Figure 7. Human Body Model Current Waveform




Figure 8. IEC 61000-4-2 ESD Test Model

#### **Test Circuits**




Figure 9. Transmitter and Receiver Propagation Delay






Figure 10. Driver's Enable and Disable Timing


## **Functional Diagrams**




## **Functional Diagrams (continued)**




## **Functional Diagrams (continued)**




## **Typical Operating Circuits**





## Typical Operating Circuits (continued)




\_\_\_\_\_Chip Information

PROCESS: BICMOS

#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

-DRAWING NOT TO SCALE-

21-0136

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX13481EETE+ MAX13481EETE+T MAX13482EETE+ MAX13482EETE+T