## General Description

The MAX14912/MAX14913 have eight 640mA smart highside switches that can also be configured as push-pull drivers for high-speed switching. The propagation delay from input to switching of the high-side/low-side drivers is $1 \mu \mathrm{~s}$ (max). Each high-side driver has a low on-resistance of $230 \mathrm{~m} \Omega$ (max) at 500 mA load current at $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$.
The device is configured and controlled either through pins or the SPI interface. The SPI interface is daisy-chainable, which allows efficient cascading of multiple devices. SPI also supports command mode, for the highest detailed diagnostic information. The MAX14912 allows configuration through SPI in parallel and serial setting modes, while the MAX14913 only supports configuration through SPI in serial setting mode.
Open-load detection in high-side mode detects both open-wire conditions in the switch on/off states, and LED drivers provide indication of per-channel fault and status conditions. Internal active clamps accelerate the shutdown of inductive loads fast in high-side mode.
The MAX14912/MAX14913 are available in a 56-pin QFN $8 \mathrm{~mm} \times 8 \mathrm{~mm}$ package.

## Applications

- Industrial Digital Outputs
- PLC Systems
- Building Automation

Ordering Information appears at end of data sheet.

## Benefits and Features

- Low Power and Heat Dissipation
- $230 \mathrm{~m} \Omega$ (max) High-Side R $\mathrm{RON}_{\mathrm{ON}}$ at $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$
- High-Efficiency 5V/100mA Buck Regulator
- Fast Switching Ideal for High-Speed Control Systems
- $0.1 \mu \mathrm{~s}$ (typ.) Propagation Delay (High-Side Mode)
- $0.5 \mu \mathrm{~s}$ (typ.) Propagation Delay (Push-Pull Mode)
- 200 kHz Switching-Rate Capability in Push-Pull Mode
- Fast Inductive Load Demagnetization
- Robust Operation
- 60V Abs Max VDD Rating
- Safe-Demagnetization: Turn-Off of Unlimited Inductance
- IEC61000-4-2 8kV Air Gap/6kV Contact ESD Protection
- $\pm 1 \mathrm{kV} / 42 \Omega$ Surge Protection with TVS on VDD
- Robust SPI Interface with Watchdog and CRC
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Ambient Operating Temperature Range
- Extensive Diagnostics Reduces System Downtime - Per Driver and Chip Thermal Shutdown
- Open-Wire Detection in High-Side Mode
- Low Supply Voltage Warning
- Undervoltage Detection
- Overvoltage Detection on OUT
- Overcurrent Detection
- LED Drivers for Visual Fault and Output State Indication
- Flexible Interface for Ease of Design
- Serial and/or Parallel Control Interface
- Per-Channel Configuration and Monitoring
- Wide Logic Voltage Range (1.6V to 5.5 V )
- Small Package and High Integration Enables Compact High-Density I/O Modules
- 56-Pin QFN $8 \mathrm{~mm} \times 8 \mathrm{~mm}$ Package
- Eight High-Side Switches/Push-Pull Drivers
- Daisy-Chainable SPI Interface


## Typical Application Circuit




-0.3 V to +6 V
LED_, LD_.................................................. 0.3 V to ( $\mathrm{V}_{5}+0.3 \mathrm{~V}$ ) Inductive Kickback Energy OUT_ pins: $\mathrm{I}_{\mathrm{L}}<0.6 \mathrm{~A} . . . . . .$. Unlimited OUT_Load Current..................................................nternally Limited Continuous-Current (any other terminal)........................ $\pm 100 \mathrm{~mA}$ Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) QFN (derate $47.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$ ).. Internally Limited Storage Temperature Range ............................ $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10sec) $+300^{\circ} \mathrm{C}$

## Package Thermal Characteristics (Note 1)

Thermal Resistances QFN56-EP package


Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=+10 \mathrm{~V}\right.$ to $+36 \mathrm{~V}, \mathrm{~V}_{5}=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+1.6 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=+24 \mathrm{~V}, C D C D C=10 \mu \mathrm{~F}, \mathrm{LDCDC}=100 \mu \mathrm{H}, \mathrm{CFLY}=200 \mathrm{nF}, \mathrm{CPUMP}=10 \mu \mathrm{~F}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY |  |  |  |  |  |  |
| $V_{\text {DD }}$ Supply Voltage | $V_{\text {DD }}$ |  | 10.5 |  | 36 | V |
| $V_{\text {DD }}$ Supply Current | IDD | HS mode, EN = high, OUT_ outputs high (no switching), no load, $\mathrm{V}_{5}$ and $\mathrm{V}_{\mathrm{L}}$ supplied externally |  | 1.1 | 1.5 | mA |
|  |  | PP mode, EN = high, 100 kHz switching on all OUT_, $\mathrm{V}_{5}$ and $\mathrm{V}_{\mathrm{L}}$ supplied externally, no load |  | 14 | 22 |  |
| $V_{D D}$ Undervoltage-Lockout Threshold | VDD_UV | $\mathrm{V}_{5}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}$ rising | 8.5 |  | 9.5 | V |
| $V_{D D}$ Undervoltage-Lockout Hysteresis | VDD_UVHYST | $V_{5}=5 \mathrm{~V}$ |  | 1 |  | V |
| $V_{D D}$ Low-Voltage Warning Threshold | V ${ }_{\text {DD_LV }}$ | $V_{\text {DD }}$ falling | 12 | 13 | 14 | V |
| VDD Low-Voltage Warning Hysteresis | VDD_LVHYST | $V_{5}=5 \mathrm{~V}$ |  | 2 |  | V |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+10 \mathrm{~V}\right.$ to $+36 \mathrm{~V}, \mathrm{~V}_{5}=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+1.6 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=+24 \mathrm{~V}, C D C D C=10 \mu \mathrm{~F}, \mathrm{LDCDC}=100 \mu \mathrm{H}, \mathrm{CFLY}=200 \mathrm{nF}, \mathrm{CPUMP}=10 \mu \mathrm{~F}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{5} / \mathrm{V}_{\mathrm{L}}$ Supplies |  |  |  |  |  |  |
| $\mathrm{V}_{5}$ Supply Voltage (Supplied Externally) | $V_{5}$ |  | 4.5 |  | 5.5 | V |
| $\mathrm{V}_{5}$ Supply Current <br> ( $\mathrm{V}_{5}$ Supplied Externally) | IV5 | HS mode, EN = high, OUT_ outputs high, no load, no LEDs connected |  | 2.2 | 3.2 | mA |
|  |  | PP mode, EN = high, OUT_ switching at 100 kHz , no load, no LEDs connected |  | 8.5 | 11 | mA |
| $\mathrm{V}_{5}$ Undervoltage-Lockout Threshold | VV5_uV | $V_{D D}=24 \mathrm{~V}, \mathrm{~V} 5$ rising | 3.8 |  | 4.2 | V |
| $\mathrm{V}_{5}$ Undervoltage-Lockout Hysteresis | VV5_UVHYST | $\mathrm{V}_{\mathrm{DD}}=24 \mathrm{~V}$ |  | 0.3 |  | V |
| $\mathrm{V}_{\mathrm{L}}$ Supply Voltage | $\mathrm{V}_{\mathrm{L}}$ |  | 1.6 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{L}}$ Supply Current | IVL | All logic inputs high or low |  | 24 | 35 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{L}}$ Undervoltage-Lockout Threshold | V $\mathrm{L}_{-}$UV | $\mathrm{V}_{\mathrm{L}}$ falling | 1.12 | 1.27 | 1.52 | V |
| 5V DC-DC REGULATOR |  |  |  |  |  |  |
| Undervoltage-Lockout Threshold of the DC-DC Regulator | V ${ }_{\text {DCDC_UVLO }}$ | $V_{D D}$ rising |  |  | 6.6 | V |
| Undervoltage-Lockout Threshold of the DC-DC Regulator Hysteresis | $V_{\text {DCDC }}$ UVLOHY |  |  | 0.5 |  |  |
| Output Regulated Voltage | $V_{\text {DCDC }}$ | OmA to 90mA external load current | 4.85 | 5.0 | 5.15 | V |
| Current Limit | $\mathrm{I}_{\text {CL_DCDC }}$ |  | 100 |  |  | mA |
| Turn-On Time | TON_DCDC | Delay from $\mathrm{V}_{\mathrm{DD}}$ crossing the UVLO threshold until the DC-DC regulator finishes soft-start | 3.0 | 3.4 | 3.7 | ms |
| Switching Frequency | $\mathrm{f}_{\mathrm{DCDC}}$ |  | 540 | 600 | 660 | kHz |
| DRIVER OUTPUTS (OUT_) |  |  |  |  |  |  |
| HS Mode On-Resistance | Rout_hs | HS mode, HS = on, IOUT_= -500mA (Note 6) |  | 110 | 230 | $\mathrm{m} \Omega$ |
| HS Mode Current Limit | ILIM | $\begin{aligned} & \mathrm{EN}=\text { high, } \mathrm{HS}=\text { on, } \\ & \mathrm{V}_{\text {OUT__ }}=\mathrm{V}_{\mathrm{DD}}-1 \mathrm{~V} \end{aligned}$ | 0.64 | 0.87 | 1.2 | A |
| HS Mode Current-Limit V/I Slope |  | (See Overcurrent and Short-Circuit Protection section) |  | 150 |  | $\Omega$ |
| HS Mode Weak Pulldown Current | ILKG | High-side mode, OL detect = off, HS $=$ off, $7 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{DD}}$ | 65 | 100 | 135 | $\mu \mathrm{A}$ |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+10 \mathrm{~V}\right.$ to $+36 \mathrm{~V}, \mathrm{~V}_{5}=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+1.6 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$ and $V_{D D}=+24 \mathrm{~V}, C D C D C=10 \mu F, L D C D C=100 \mu \mathrm{H}, \mathrm{CFLY}=200 \mathrm{nF}, \mathrm{CPUMP}=10 \mu \mathrm{~F}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Push-Pull Mode HS OnResistance | ROUT_PP | $\begin{aligned} & \text { PP mode, HS = on, EN }=\text { high, } \\ & \text { lout_ }^{2}-500 \mathrm{~mA}(\text { Note } 6) \end{aligned}$ |  | 110 | 230 | $m \Omega$ |
| Push-Pull Mode LS OnResistance | V ${ }_{\text {OL_PP }}$ | $\begin{aligned} & \text { PP mode, LS }=\text { on, } \mathrm{EN}=\text { high, } \\ & \text { IOUT }=500 \mathrm{~mA} \end{aligned}$ |  | 1 | 2.5 | $\Omega$ |
| Push-Pull Mode Current Limit | ILIM_PP | $\begin{aligned} & \text { PP mode, EN }=\text { High, } \text { OUT_ }_{-}= \\ & \text {high, } \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{DD}}-1 \mathrm{~V} \end{aligned}$ | 0.64 | 0.87 | 1.2 | A |
|  |  | $\begin{aligned} & \text { PP mode, EN = High, } \mathrm{OUT}_{-}=\text {low, } \\ & 3 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | 0.44 | 0.68 | 0.81 | A |
| OPEN-LOAD DETECT (OUT_) |  |  |  |  |  |  |
| Open-Load Pullup Current, High-Side Off | IOL_HSOFF | OL detect $=$ on, high-side mode, HS $=$ off, $7 \mathrm{~V}<\mathrm{V}_{\text {OUT_ }}<\mathrm{V}_{\mathrm{DD}}-1 \mathrm{~V}$ | 50 | 74 | 100 | $\mu \mathrm{A}$ |
| Open-Load Detect Threshold, High-Side Off | V ${ }_{\text {OL_T }}$ | OL detect = on, high-side mode, HS = off, LED turns off/on | 6.4 | 6.7 | 7.35 | V |
| Open-Load Detect Threshold Current, High-Side On | IOL_HSON | OL detect $=$ on, high-side mode, $\mathrm{HS}=\mathrm{on}, \mathrm{OV}<\mathrm{V}_{\mathrm{OUT}}<\left(\mathrm{V}_{\mathrm{DD}}-1 \mathrm{~V}\right)$ | 1 | 2 | 3 | mA |
| Debounce Filter | TDEB_OL | Reliable open-load detection reading is obtained only if both the switch input state and the load level do not change for $T_{\text {DEB_OL }}$, high-side = on/off |  | 100 |  | ms |
| LOGIC (I/O) |  |  |  |  |  |  |
| Input Voltage High | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{L}}<2.5 \mathrm{~V}$ | $0.8 \times \mathrm{V}_{\mathrm{L}}$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{L}} \geq 2.5 \mathrm{~V}$ | $0.7 \times V_{L}$ |  |  |  |
| Input Voltage Low | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{L}}<2.5 \mathrm{~V}$ |  |  | $16 \times \mathrm{V}_{\mathrm{L}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{L}} \geq 2.5 \mathrm{~V}$ |  |  | $0.3 \times \mathrm{V}_{\mathrm{L}}$ |  |
| Input Threshold Hysteresis | $\mathrm{V}_{\text {IHYST }}$ |  | $0.1 \times \mathrm{V}_{\mathrm{L}}$ |  |  | V |
| Input Pulldown Resistor | $\mathrm{R}_{\mathrm{I}}$ | All logic input pins, except $\overline{\mathrm{CS}}$ (Note 2) | 140 | 200 | 275 | k $\Omega$ |
| Input Pullup Resistor | $\mathrm{R}_{\mathrm{I}}$ | $\overline{\mathrm{CS}}$ input (Note 2) | 140 | 200 | 275 | $\mathrm{k} \Omega$ |
| Output Logic-High (SDO) | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{L}}=-5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{L}}-0.3$ |  |  | V |
| Output Logic-Low | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{L}}=+5 \mathrm{~mA}$ |  |  | 0.33 | V |
| SDO Pulldown Resistor | $\mathrm{R}_{\mathrm{L} \text { _SDO }}$ | $\overline{\mathrm{CS}}=$ high | 140 | 200 | 275 | k $\Omega$ |
| OPEN-DRAIN OUTPUTS ( $\overline{F A U L T}, \overline{\mathrm{CERR}} / \mathrm{IN4}$, WDFLT/IN6) |  |  |  |  |  |  |
| Output Logic-Low | $\mathrm{V}_{\text {ODL }}$ | $\mathrm{I}_{\mathrm{L}}=+5 \mathrm{~mA}$ |  |  | 0.58 | V |
| Leakage | IODL | Open-drain output off, pins are at 5.5 V | -1 |  | +1 | $\mu \mathrm{A}$ |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+10 \mathrm{~V}\right.$ to $+36 \mathrm{~V}, \mathrm{~V}_{5}=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+1.6 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=+24 \mathrm{~V}, C D C D C=10 \mu \mathrm{~F}, \mathrm{LDCDC}=100 \mu \mathrm{H}, \mathrm{CFLY}=200 \mathrm{nF}, \mathrm{CPUMP}=10 \mu \mathrm{~F}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LED DRIVERS (LEDH_, LDL_) |  |  |  |  |  |  |
| Output Voltage High | $\mathrm{V}_{\text {OH_LED }}$ | LEDH $=$ on, $\mathrm{I}_{\text {LED }}=5 \mathrm{~mA}$ | $\mathrm{V}_{5}-0.3$ |  |  | V |
| Output Leakage Current High | ILH | LEDH_ = off, V = 0V | -50 |  |  | $\mu \mathrm{A}$ |
| Output Voltage Low | VoL_LED | LDL = on, $\mathrm{I}_{\text {LED }}=5 \mathrm{~mA}$ |  |  | 0.3 | V |
| Output Leakage Current Low | lLL | LDL $=$ off, $\mathrm{V}=5 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| LED Driver Scan Rate | FLED | Update rate for each LED | 1.07 | 1.18 | 1.31 | kHz |
| Fault-LED Minimum On-Time | $\mathrm{t}_{\text {FAULT_ON }}$ | Fault LED is turned on for at least tfaULT ON |  | 200 |  | ms |
| PROTECTION |  |  |  |  |  |  |
| OUT_Clamp Negative Voltage | $\mathrm{V}_{\mathrm{CL}}$ | Relative to $\mathrm{V}_{\mathrm{DD}}$. $\mathrm{EN}=$ high | 49 | 56 | 64.5 | V |
| Channel Thermal-Shutdown Temperature | TJSHDN | Junction temperature rising. Per channel |  | 167 |  | ${ }^{\circ} \mathrm{C}$ |
| Channel Thermal-Shutdown Hysteresis | TJSHDN_HYST |  |  | 17 |  | ${ }^{\circ} \mathrm{C}$ |
| Chip Thermal Shutdown | TCSHDN | Temperature rising |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Chip Thermal-Shutdown Hysteresis | TCSHDN_HYST |  |  | 8 |  | ${ }^{\circ} \mathrm{C}$ |

## AC Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=+10 \mathrm{~V}\right.$ to $+36 \mathrm{~V}, \mathrm{~V}_{5}=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+1.6 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=+24 \mathrm{~V}, C D C D C=10 \mu \mathrm{~F}, \mathrm{LDCDC}=100 \mu \mathrm{H}, \mathrm{CFLY}=200 \mathrm{nF}, \mathrm{CPUMP}=10 \mu \mathrm{~F}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT_OUTPUTS |  |  |  |  |  |  |
| Power-Up Delay | tPOWERUP | $\begin{array}{\|l} \hline \mathrm{EN}=\text { high time from } \mathrm{V}_{\mathrm{DD}}>\mathrm{V}_{\mathrm{DD}} \text { UV } \\ \text { to switches turned-on, } \mathrm{V}_{\text {HVBUCKEN }} \\ =0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \\ \hline \end{array}$ |  | 5.5 |  | ms |
| Enable Delay | $t_{\text {ENABLE }}$ | All power supplies above UVLO thresholds; time from EN positive edge to switches turned on |  | 0.1 |  | $\mu \mathrm{s}$ |
| Push-Pull Switchover Delay | ${ }^{\text {t }}$ _PPMODE | Delay from high-side to push-pull switchover |  | 45 |  | $\mu \mathrm{s}$ |
| Output Propagation Delay LH | tPD_LH | High-side mode, delay from IN_ or positive $\overline{\mathrm{CS}}$ edge to OUT_ to 0.8 x $V_{D D} \cdot C_{L}=100 \mathrm{pF}, F L T R=$ low. |  | 0.35 | 0.7 | $\mu \mathrm{s}$ |
|  |  | Push-pull mode, delay from IN_ or $\overline{\mathrm{CS}}$ positive edge to OUT_rising to $0.8 \times V_{D D} . C_{L}=100 p F, F L T R=$ low (Figure 2) |  | 0.40 | 0.7 |  |
| Output Propagation Delay HL | $\mathrm{tPD}^{\text {P }} \mathrm{HL}$ | High-side mode, delay from $\mathrm{IN}_{-}$ negative edge or $\overline{C S}$ switching high to OUT_falling by 0.5 V . $R_{\mathrm{L}}=48 \Omega$, FLTR = low (Figure 1, Note 5) |  | 0.1 |  | $\mu \mathrm{s}$ |
|  |  | Push-pull mode, delay between $\mathrm{IN}^{-}$ switching low or $\overline{\mathrm{CS}}$ switching high to OUT_falling to $0.2 \times \mathrm{V}_{\mathrm{DD}} . \mathrm{C}_{\mathrm{L}}=$ 100pF, FLTR = low (Figure 2) |  | 0.35 | 0.7 |  |
| Output-to-Output Propagation Skew LH | tpd_SK_LH | Push-pull modes, $C_{L}=1 \mathrm{nF}$, FLTR = X (Note 3, Note 7) | -100 | 0 | 100 | ns |
| Output-to-Output Propagation Skew HL | tPD_SK_HL | Push-pull modes, $R_{L}=5 \mathrm{k} \Omega$, $C_{L}=1 \mathrm{nF}$, FLTR $=X($ Note 7$)$ | -100 | 0 | 100 | ns |
| Output Rise Time | $t_{R}$ | Push-pull mode, 20\% to 80\% $V_{D D}, C_{L}=100 p F, F L T R=X$ (Note 7) |  | 0.3 |  | $\mu \mathrm{s}$ |
|  |  | High-side mode, 20\% to 80\% $\mathrm{V}_{\mathrm{DD}}$, FLTR $=\mathrm{X}$ (Note 7) |  | 0.3 |  | $\mu \mathrm{s}$ |
| Output Fall Time | $\mathrm{t}_{\mathrm{F}}$ | Push-pull mode, $80 \%$ to $20 \% V_{D D}$, <br> $\mathrm{V}_{\mathrm{DD}}<30 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, <br> FLTR $=\mathrm{X}($ Note 7$)$ |  | 0.05 |  |  |

## AC Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+10 \mathrm{~V}\right.$ to $+36 \mathrm{~V}, \mathrm{~V}_{5}=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+1.6 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=+24 \mathrm{~V}, C D C D C=10 \mu \mathrm{~F}, \mathrm{LDCDC}=100 \mu \mathrm{H}, \mathrm{CFLY}=200 \mathrm{nF}, \mathrm{CPUMP}=10 \mu \mathrm{~F}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRC ERROR DETECTION (CERR/IN4) |  |  |  |  |  |  |
| Propagation Delay | tpdL_CERR | SRIAL = high, CRC/IN3 = high, OUT_detects a CRC error on SDI data, ISOURCE $=5 \mathrm{~mA}$ |  | 14.5 |  | ns |
|  | tPDH_CERR | SRIAL = high, CRC/IN3 = high, OUT_clears/CERR/IN4, ISOURCE $=5 \mathrm{~mA}$ |  | 17 |  | ns |
| WATCHDOG TIMER |  |  |  |  |  |  |
| Watchdog Timeout Accuracy | twD_ACC | SRIAL = high, WDEN/IN5 = high. See Table 5 for watchdog timeout selection. | -10 |  | +10 | \% |
| GLITCH FILTERS |  |  |  |  |  |  |
| Pulse Length of Rejected Glitch | $\mathrm{t}_{\text {FPL_GF }}$ | FLTR = high, on EN, CS, _IN_pins |  |  | 80 | ns |
|  |  | FLTR $=X$, SRIAL and PUSHPL pins |  |  | 170 |  |
| Passes Pulse Length | ${ }^{\text {trad_GF }}$ | FLTR = high, on EN, CS, _IN_ pins | 260 |  |  | ns |
|  |  | FLTR = X, SRIAL and PUSHPL pins | 550 |  |  |  |
| Glitch Filter Delay Time | ${ }^{\text {t }}$ _ $G F$ | FLTR = high, on EN, CS, _IN_ pins |  | 140 |  | ns |
|  |  | FLTR = X, SRIAL and PUSHPL pins |  | 320 |  |  |
| SPI TIMING CHARACTERISTICS |  |  |  |  |  |  |
| $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}}<5.5 \mathrm{~V}$ |  |  |  |  |  |  |
| CLK Clock Period | $\mathrm{t}_{\mathrm{CH}+\mathrm{CL}}$ |  | 50 |  |  | ns |
| CLK Pulse-Width High | $\mathrm{t}_{\mathrm{CH}}$ |  | 10 |  |  | ns |
| CLK Pulse-Width Low | $\mathrm{t}_{\mathrm{CL}}$ |  | 10 |  |  | ns |
| $\overline{\mathrm{CS}}$ Fall-to-CLK Rise Time | ${ }^{\text {t Css }}$ | FLTR = low (Note 5) | 12 |  |  | ns |
|  |  | FLTR = high | 260 |  |  |  |
| SDI Hold Time | $\mathrm{t}_{\mathrm{DH}}$ |  | 5 |  |  | ns |
| SDI Setup Time | $\mathrm{t}_{\mathrm{DS}}$ |  | 5 |  |  | ns |
| Output Data Propagation Delay | too | $C_{L}=10 p F$. CLK falling-edge to SDO stable |  |  | 30 | ns |
| SDO Rise-and-Fall Times | $\mathrm{t}_{\text {FT }}$ |  |  | 1 |  | ns |
| $\overline{\text { CS }}$ Hold Time | ${ }^{\text {t }}$ CSH |  | 40 |  |  | ns |
| $\overline{\mathrm{CS}}$ Pulse Width High | tCSPW | FLTR = low (Note 5). | 15 |  |  | ns |
|  |  | FLTR = high | 260 |  |  |  |

## AC Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+10 \mathrm{~V}\right.$ to $+36 \mathrm{~V}, \mathrm{~V}_{5}=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+1.6 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=+24 \mathrm{~V}, C D C D C=10 \mu \mathrm{~F}, \mathrm{LDCDC}=100 \mu \mathrm{H}, \mathrm{CFLY}=200 \mathrm{nF}, \mathrm{CPUMP}=10 \mu \mathrm{~F}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}}<2.5 \mathrm{~V}$ |  |  |  |  |  |  |
| CLK Clock Period | ${ }^{\text {cher }+\mathrm{CL}}$ |  | 60 |  |  | ns |
| CLK Pulse-Width High | ${ }^{\text {t }} \mathrm{CH}$ |  | 13 |  |  | ns |
| CLK Pulse-Width Low | $\mathrm{t}_{\mathrm{CL}}$ |  | 13 |  |  | ns |
| $\overline{\mathrm{CS}}$ Fall to CLK Rise Time | tcss | FLTR = low (Note 5) | 15 |  |  | ns |
|  |  | FLTR = high | 260 |  |  |  |
| SDI Hold Time | $t_{\text {DH }}$ |  | 10 |  |  | ns |
| SDI Setup Time | $\mathrm{t}_{\mathrm{DS}}$ |  | 10 |  |  | ns |
| Output Data Propagation Delay | $t_{\text {DO }}$ | $C_{L}=10 p F$. CLK falling-edge to SDO stable |  |  | 40 | ns |
| SDO Rise-and-Fall Times | $\mathrm{t}_{\mathrm{FT}}$ |  |  | 2.5 |  | ns |
| $\overline{\text { CS }}$ Hold Time | ${ }^{\text {t }}$ CSH |  | 40 |  |  | ns |
| $\overline{\mathrm{CS}}$ Pulse-Width High | tCSPW | FLTR = low (Note 5) | 20 |  |  | ns |

Note 2: All units are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature are guaranteed by design.
Note 3: Channel-to-channel skew is defined as the difference in propagation delays between channels on the same device with the same polarity.
Note 4: All logic input pins except $\overline{\mathrm{CS}}$ have a pulldown resistor. $\overline{\mathrm{CS}}$ has a pullup resistor.
Note 5: Specification is guaranteed by design; not production tested.
Note 6: Excludes bond wire resistance.
Note 7: X - means do not care.

## ESD Characteristics

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ESD | $V_{E S D}$ | OUT_ pins. Contact (Note 8) | $\pm 8$ |  | kV |
|  |  | OUT_ pins. Air Discharge | $\pm 15$ |  | kV |
|  |  | All other pins. Human Body Model | $\pm 2$ |  | kV |

Note 8: Bypass each $V_{D D}$ pin to $A G N D$ with a $1 \mu \mathrm{~F}$ capacitor as close as possible to the device for high-ESD protection.

## Test Circuits/Timing Diagrams



Figure 1. High-Side Mode Timing Characteristics

Test Circuits/Timing Diagrams (continued)


Figure 2. Push-Pull Mode Timing Characteristics


Figure 3. SPI Timing Diagram

Typical Operating Characteristics
$\left(\mathrm{V}_{\mathrm{DD}}=24 \mathrm{~V} ; \mathrm{V}_{5}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$



Pin Configuration


## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| LED DRIVERS |  |  |
| 1, 2 | LDLS5-8, <br> LDLS1-4 | Status LED Cathode Outputs (Open-Drain Low-Side) |
| 3, 4 | LDLF5-8, <br> LDLF1-4 | Fault LED Cathode Outputs (Open-Drain Low-Side) |
| 38-41 | LEDH15, <br> LEDH26, <br> LEDH37, <br> LEDH48 | LED Anode Connections (Open-Drain High-Side). Connect a resistor in series to set the diode current. |
| POWER SUPPLY |  |  |
| 5 | CFN | Charge-Pump Flying Capacitor |
| 6 | CFP | Charge-Pump Flying Capacitor. Connect a 200nF/50V capacitor to CFN. |
| 7 | VPMP | Charge-Pump Output. Connect a $10 \mu \mathrm{~F} / 5 \mathrm{~V}$ capacitor between VPMP and $\mathrm{V}_{\mathrm{DD}}$. VPMP is not intended for use as a power supply for other devices. |
| 8, 21, 36, 50 | GND (4x) | Ground. Connect all GND pins together. |
| 9 | LX | DC-DC Converter Switching Output. Connect LX to the switching-side of the inductor. |

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 10 | PGND | Ground for the DC-DC Converter. Connect to GND. |
| 11 | $\mathrm{V}_{\mathrm{L}}$ | Logic Supply Input. $\mathrm{V}_{\mathrm{L}}$ defines the levels on all I/O logic interface pins. Bypass $\mathrm{V}_{\mathrm{L}}$ to GND through a 100 nF ceramic capacitor. |
| $\begin{gathered} 17,19,22,24, \\ 26,45,47,49 \\ 52,54 \end{gathered}$ | $V_{D D}(10 x)$ | Supply Voltage, Nominally 24 V . Connect all $\mathrm{V}_{\mathrm{DD}}$ together. Bypass $\mathrm{V}_{\mathrm{DD}}$ to GND through a $1 \mu \mathrm{~F}$ capacitor. |
| 37 | $V_{5}$ | 5 V Supply Input. $\mathrm{V}_{5}$ can be powered by an external 5 V supply or the internal 5 V buck. Bypass $\mathrm{V}_{5}$ to GND through a $10 \mu \mathrm{~F}$ ceramic capacitor. |
| 44 | BUKEN | Enable Input for Buck Regulator. BUKEN should be permanently connected to either $V_{D D}$ or GND-do not switch BUKEN. Connect BUKEN to GND if not using the internal buck. Connect BUKEN to $V_{D D}$ to use the internal buck. |
| 56 | $\overline{\text { UVLO }}$ | $\overline{\text { UVLO }}$ is an Open-Drain, Undervoltage Indicator of the $\mathrm{V}_{\mathrm{DD}}$ Supply. |
| SERIAL INTERFACE |  |  |
| 12 | SDO | Serial-Data Output. SPI MISO data output to controller. |
| 13 | SDI | Serial-Data Input. SPI MOSI data from controller. |
| 14 | CLK | Serial-Clock Input from SPI Controller |
| 15 | $\overline{\text { CS }}$ | Chip-Select Input from Controller |
| LOGIC INTERFACE |  |  |
| 16 | SRIAL | Serial/Parallel Select Input. Drive SRIAL high to set the MAX14912/MAX14913 outputs through the serial interface. Drive SRIAL low to set the MAX14912/MAX14913outputs through the parallel (_/IN) pins. SRIAL does not affect serial readback of diagnostic/status information. |
| 27 | OL/IN1 | Open-Load Select Input/IN1 Input. In serial mode (SRIAL = high), drive OL/IN1 = high to enable open-load detection on all eight OUT_ outputs when in high-side operation. In parallel mode (SRIAL = low), OL/IN1 sets OUT1 on/off/high/low. |
| 28 | CMND/IN2 | Command Mode SPI Input/IN2 Logic Input. In serial mode (SRIAL = high), CMND/IN2 enables command-based SPI access (see Detailed Description section for details). In parallel mode (SRIAL = low), CMND/IN2 sets OUT2 on/off/high/low. |
| 29 | CRC/IN3 | CRC Select Input/IN3 Input. In serial mode (SRIAL = high), drive CRC/IN3 = high to enable CRC error detection on serial data. In parallel mode (SRIAL = low), CRC/IN3 sets OUT3 on/off/high/ low. |
| 30 | CERR/IN4 | CRC Error Detection Output/IN4 Input. In serial mode (SRIAL = high) with error checking enabled (CRC/IN3 = high), CERR/IN4 is an open-drain output whose transistor turns on when the device detects an error on SDI data. In parallel mode (SRIAL = low), CERR/IN4 sets OUT4 on/off/high/low. |
| 31 | WDEN/IN5 | Watchdog Enable Input/ IN5 Input. In serial mode (SRIAL= high), WDEN/IN5 enables the watchdog timer. In parallel mode (SRIAL= low), WDEN/IN5 sets OUT5 on/off/high/low. |
| 32 | WDFLT/IN6 | Watchdog Fault Output/IN6 Input. In serial mode (SRIAL = high), WDFLT/IN6 is the open-drain watchdog fault output, which turns on when a watchdog fault is detected while WDEN/IN5 is high. In parallel mode (SRIAL = low), WDFLT/IN6 sets OUT6 on/off/high/low. |

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 33 | CNFG/IN7 | Configure Input/IN7 Input. In serial mode (SRIAL = high), drive CNFG/IN7 high to enable perchannel configuration through the serial interface. In serial mode, drive CNFG/IN7 low to allow setting the OUT_ outputs through the serial interface. In parallel mode (SRIAL = low), CNFG/IN7 sets OUT7 on/off/high/low. |
| 34 | S16/IN8 | 16-Bit Serial Select/IN8 Input. <br> In serial mode (SRIAL = high), drive S16/IN8 high to select 16-bit serial-interface operation. Drive S16/IN8 low in serial mode for 8-bit serial operation. In parallel mode (SRIAL = low), S16/IN8 sets OUT8 on/off/high/low. |
| 35 | FLTR | Glitch Filter Enable Input. Set FLTR high to enable glitch filtering on all parallel logic inputs and $\overline{\mathrm{CS}}$. |
| 42 | FAULT | Open-Drain Fault Output. The FAULT transistor turns on low when a fault condition (driver shutdown or open-load detect) occurs. |
| 43 | PUSHPL | Push-Pull, High Slew-Rate Configuration Input. When PUSHPL is set high, all OUT_pins operate in push-pull mode. When PUSHPL is set low, all OUT_ pins operate in high-side mode. |
| 55 | EN | Output Enable Input. Driving EN low turns all high-side OUT_ switches off, and three-states all push-pull OUT_drivers and turns all LED drivers off. Driving EN high enables normal operation. |
| SWITCH/DRIVER OUTPUTS |  |  |
| $\begin{aligned} & 18,20,23,25 \\ & 46,48,51,53 \end{aligned}$ | OUT1-OUT8 | Driver Output N. May be configured as a high-side switch or push-pull output. |

Functional (or Block) Diagram


## Detailed Description

## High-Side Mode

The high-side drivers (HS) have $230 \mathrm{~m} \Omega$ (max) on-resistance when sourcing 500 mA at $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$. The OUT_ output voltage can go below ground, as can occur during inductive load turn-off/demagnetization. Internal clamping diodes limit the negative excursion to ( $V_{D D}-V_{C L}$ ) and allow free-wheeling currents to demagnetize the inductive loads quickly.
Low-side transistors (LS) can be switched in to provide push-pull operation. Fast discharge of ground-connected RC loads is achieved by push-pull drive. In push-pull mode, the OUT_ outputs are clamped to GND.

## Output Parallelization

The devices support paralleling of channels in high-side mode to provide higher current. The channels can be paired (1-2, 3-4, 5-6, and 7-8) by setting two bits of the SPI register 3: joinUP and joinDW (see Table 6).
When joinDW = 1, OUT1 and OUT2 are connected together, and OUT3 and OUT4 are connected together, and:

- Input signals related to channels 2 and 4 are neglected;
- Output status is determined by inputs 1 and 3;
- Push-pull mode is disabled.

When joinUP = 1, OUT5 and OUT6 are connected together, and OUT7 and OUT8 are connected together, and:

- Input signals related to channels 6 and 8 are neglected;
- Output status is determined by inputs 5 and 7;
- Push-pull mode is disabled.

The above configuration can be used without any additional external zener clamping.
Besides pairing of drivers through internal configuration, multiple OUTs can be operated in parallel by tying the OUT_ together and driving the inputs simultaneously. In this case, an external zener clamp is required per output set for quenching the energy during inductive load turnoff. The external clamp voltage of this zener diode must be lower than the minimum internal clamp voltage $\left(\mathrm{V}_{\mathrm{CL}}\right.$ $(\min ))$. The reason is that there is channel-to-channel variation between the internal clamp voltages. Without an external zener diode, during turn-off of channels connected
in parallel, the internal clamp with the lowest clamp voltage turns on and dissipates all the energy.
Channel diagnostics for fault detection remains independent in case of paralleling the outputs.

## Open-Load/Wire Detection

Detection of an open-load condition can be enabled on a per-channel basis through serial configuration, or globally in serial mode through the OL/IN1 input. Open-load detection works in high-side mode only. It operates with the HS driver either on or off.
When the HS switch is off, a current source is enabled, which pulls OUT_ to $V_{D D}$ when the wire is open. If the OUT_ voltage is above $\mathrm{V}_{\mathrm{OL}_{-}} \mathrm{T}$, an open load is signaled.
When the HS switch is on, the voltage across the HS switch is monitored. If this drop is below a load current of $\mathrm{IOL}_{-} \mathrm{HSON}$, an open-load fault is reported.
The switch input state and the load condition must both be stable for at least tDEB_OL to get a reliable reading.
When an open-load condition is detected on an output:

1) The $F_{-}$bit is set for that output in the serial diagnostic data.
2) The fault LED is turned on for at least 200 ms for that channel.
3) The open-drain global $\overline{\text { FAULT }}$ transistor is turned on for at least 200 ms .


Figure 4. Open-Wire Load Detection

## Watchdog

The watchdog timer allows monitoring activity on the $\overline{\mathrm{CS}}$ input in serial mode (SRIAL = high). Drive WDEN/IN5 high to enable the watchdog function. The watchdog monitors and expects activity on the $\overline{C S}$ input. The WD timer is reset at every $\overline{\mathrm{CS}}$ falling edge. If the timer is not reset after the timeout delay, see Table 8), all OUT_ outputs are turned off and the watchdog fault output (WDFLTB/IN6) transitions low until the next $\overline{\mathrm{CS}}$ falling edge.
The watchdog timeout can be selected in SPI command mode (see the Configuration and Monitoring section). Bits selection in Register 3: WD[1:0] = 00 for $0.9 \mathrm{~s}, \mathrm{WD}[1: 0]=01$ for 0.45 s and $\mathrm{WD}[1: 0]=10$ for 0.15 s . The default value is 0.9 s .

## Thermal Management

Every driver's temperature is constantly monitored while $V_{D D}>V_{D D} U V$. If the temperature of a driver rises above the thermal-shutdown threshold of TJSHDN, that channel is automatically turned off for protection. The drivers are turned on again once the temperature drops by a hysteresis margin of TJSHDN_HYST.
Both high and low-side drivers are thermally protected with a per-driver protection circuit.
When a driver turns off due to thermal shutdown:

1) A fault is indicated through the global FAULT output.
2) The $F_{-}$bit of that channel is set in the diagnostic byte in the SPI interface.
3) The fault LED driver turns on for that channel.

The device also has a chip thermal shutdown that triggers a FAULT output and all the channels shut down if the temperature rises above TCSHDN.

## Overcurrent and Short-Circuit Protection

In the event of a short-circuit or high current at an OUT_ output, the load current is limited on a per-channel basis to ILIM_HS for the high-side (HS) driver and to ILIM_PP for the low-side (LS) driver. Additionally, when a short circuit is detected, the affected OUT_ output is put in a safe slowmode in order to prevent damages in case its $I N_{-}$input is switching at a high frequency. In order to restore normal operation, the $\mathbb{I N}$ input of the affected channel has to be kept low for at least 20 ms . While in slow-mode, the low-to-high and high-to-low transitions at OUT_ are slewrate limited to around $3 \mathrm{~V} / \mathrm{\mu s}$. A short-circuit or overcurrent generally creates a temperature rise in the chip; both the HS and LS FETs' temperatures are continuously monitored. When any switch temperature exceeds $\mathrm{T}_{\text {JSHDN }}$, the corresponding OUT_ output is put in a high-impedance state until the temperature falls by the hysteresis.
If the case temperature is below TCSHDN, a short circuit on one output will allow the other outputs to operate normally.
The HS current-limit circuit features a controlled $\mathrm{dV} / \mathrm{dl}$ slope that improves stability with inductive loads. In other words, the current is limited to a nonconstant value that increases with ( $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {OUT }}$ ) with a slope of $1 \mathrm{~A} / 150 \mathrm{~V}$.


Figure 5. Watchdog Timer

## Undervoltage Lockout

When the $\mathrm{V}_{\mathrm{L}}$, $\mathrm{V}_{\mathrm{DD}}$, or $\mathrm{V}_{5}$ supply voltages are under their respective UVLO thresholds, all OUT_ outputs are turned off (three-stated) and the open-load detect current sources are turned off; they automatically turn back on once the $V_{D D} / V_{5}$ rises to above the UVLO thresholds.
Undervoltage conditions can be read out through SPI.
The UVLO open-drain output pin indicates whether $V_{D D}$ is below the $\mathrm{V}_{\mathrm{DD}}$ _uV threshold.

## LED Drivers

The $4 \times 4$ LED driver crossbar matrix offers a pin-optimized configuration for driving 16 LEDs. Per-channel output status and the fault conditions are indicated by individual LEDs. If a FAULT LED is turned on for an output, the corresponding LEVEL LED is always turned off. This mitigates false information about the status of the affected OUT_pin.
For every current-limiting resistor ( $R$ ), each of the four LEDs in the vertical string are pulsed so that current only flows through one LED at any given time. Therefore, the resistors $(\mathrm{R})$ determine the LED current through one LED
and should be chosen according to the LED's current/lightintensity requirements. Every LED that is on, is pulsed on with a $25 \%$ duty cycle.

## Configuration and Monitoring

The MAX14912/MAX14913 can be configured, set, and monitored through either a parallel or serial interface. The serial interface allows greater configuration flexibility and provides more monitoring information. For the MAX14913, in parallel setting mode (SRIAL = low), the SPI cannot be used for configuring the device, SPI is only available for monitoring.

## Global Configuration

Pin-based configuration does not require the use of the SPI interface. It is global and allows for the configuration of all OUT_ as high-side outputs, push-pull outputs, and enables open-load detection. See Table 1 for details.
In cases where configuration is possible through the parallel and/or serial interface, Table 2 documents the priority.


Figure 6. LED Output Status and Fault-Detection Matrix

Table 1. Global Configuration Pins

| INPUT | SRIAL | CONFIGURATION |
| :---: | :---: | :--- |
| PUSHPL | X | Configures all OUT_outputs as push-pull or high-side. <br> $0=$ All drivers in high-side mode unless configured as push-pull by serial interface. <br> $1=$ All drivers in push-pull mode. |
| OL/IN1 | 1 | Enables global open-load detection in serial mode. <br> $0=$ Open-load detection disabled unless enabled by serial interface. <br> $1=$ Open-load detection enabled for all high-side mode switches. |
| CRC/IN3 | 1 | Enables CRC generation and error detection on the serial interface. <br> $0=$ CRC error detection disabled. <br> $1=$ CRC error detection enabled. |
| FLTR | $X$ | Enables anti-glitch filtering on all logic input pins except SDI and CLK. (Note 1) <br> $0=$ Glitch filtering disabled. <br> $1=$ Glitch filtering enabled. |
| WDEN/IN5 | 1 | Enables watchdog on the SPI interface. <br> $0=$ Watchdog disabled. <br> $1=$ Watchdog enabled. |

Note 1: PUSHPL and SRIAL are always filtered, independent of FLTR logic.

## Table 2. Configuration Priority

| CONFIGURATION | SRIAL |  | PRIORITY |
| :---: | :---: | :---: | :---: |
| Push-Pull/ High-Side | 1 | PUSHPL | RESULT |
|  |  | Low | OUT_ drivers in high-side mode, unless configured individually as push-pull through the serial interface. |
|  |  | High | All OUT_drivers in push-pull mode, independent of serial configuration. |
| Open-Load Detection | 1 | OL/IN1 | RESULT |
|  |  | Low | Open-load detection off, unless configured individually through the serial interface. |
|  |  | High | Open-load detection enabled on all OUT_outputs that operate in high-side mode. |

## Parallel Interface: Setting the OUT_ Output Driver

The parallel mode (SRIAL = low) uses one input pin (IN_) to set each output (OUT_). Table 3 shows the settings that depend on the configured mode.
In parallel setting mode (SRIAL = low), the MAX14913 can only be configured via the global configuration inputs: PUSHPL and FLTR, not on a per-channel basis through SPI. This means that all high-side drivers are either in high-side or push-pull operation. Open-load detection is enabled and cannot be disabled in parallel setting mode.
The MAX14912 can be configured with full flexibility in parallel setting mode.

## Serial Controller Interface

The serial interface can be used in all setting modes. It is based on CPOL = low and CPHA = low, meaning that the SDI data is latched-in on the rising edge of CLK and new SDO data is written on the falling edge of CLK. The default idle CLK state needs to be low. The SDO output is only actively driven when the SPI master drives $\overline{\mathrm{CS}}$ low, it is otherwise weakly pulled down by an internal $200 \mathrm{k} \Omega$ resistor when $\overline{\mathrm{CS}}$ is high.
Table 3. SRIAL = Low

| DRIVER MODE | IN_ $_{\mathbf{-}}$ | OUT_STATE |
| :---: | :---: | :--- |
| High-Side | 0 | High-side off |
| High-Side | 1 | High-side on |
| Push-Pull | 0 | Push-pull output low |
| Push-Pull | 1 | Push-pull output high |

The SPI interface provides per channel and detailed global diagnostics. In serial setting mode (SRIAL = high), the outputs are set on/off/high/low by the serial interface. Serial mode also allows per channel and global configuration. In parallel setting mode (SRIAL = low), the MAX14913 does not allow configuration through SPI, while the MAX1912 can be configured per channel and globally.
The SPI interface can be operated in either command mode or direct mode. Command mode is available in both parallel and serial modes and provides higher information content and supports more configuration options. See Table 4 for details. Direct mode SPI is only available in serial setting mode (SRIAL = high). In direct SPI mode, output setting and per channel configuration is written directly (without a command byte) and diagnostics data is provided either in an 8 or 16-bit SPI cycle.
In both command and direct SPI modes, when the high-side/push-pull drivers are set on/off/high/low via SPI, the outputs change state at the end of the SPI cycle, on the rising $\overline{\mathrm{CS}}$ edge, with a sub $1 \mu \mathrm{~s}$ propagation delay, as defined in the Electrical Properties Table. In direct and command mode SPI, diagnostic and status information is sampled at the beginning of each SPI cycle, initiated by the falling $\overline{\mathrm{CS}}$ edge and is then sequentially written out on SDO on each falling CLK edge. Command SPI mode allows reading back the chip configuration and status and diagnostics, as selected via the command byte. This information is then written out on the following SPI cycle.

Table 4. SPI interface Modes Selection and Description

| PIN |  |  |  |  | RESULT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { SPI } \\ \text { MODE } \end{gathered}$ | SRIAL | $\begin{gathered} \text { CMND } \\ \text { IIN2 } \end{gathered}$ | CNFG <br> /IN7 | $\begin{aligned} & \text { S16 } \\ & \text { IN8 } \end{aligned}$ | BITS | SDI | SDO | NOTES |
|  | 1 | 0 | 0 | 0 | 8 | Per-channel OUT_ setting | Per-channel fault | OUT set by SPI. FAULT is the real-time status of the fault (driver shutdown or open-load) |
|  |  |  |  | 1 | 16 | Per-channel OUT_ setting and HS/PP selection | Per-channel fault and level |  |
|  | 1 | 0 | 1 | 0 | 8 | Per-channel config: HS/PP | Per-channel fault |  |
|  |  |  |  | 1 | 16 | Per-channel config: HS/PP and OL detection on/off | Per-channel fault and level | OUT level does not change |
|  | 1 | 1 | X | X | 16 | 8-bit-command + <br> 8 -bit data | Previous command output | OUT level may or may not change depending on command |
|  | 0 | X | X | X | 16 | 8-bit-command + <br> 8-bit data | Previous command output | OUT set by INx pins. MAX14912 allows SPI configuration. MAX14913 does not allow SPI configuration. |

## Daisy-Chain SPI Operation

The device supports daisy-chain operation, allowing control/ monitoring of multiple MAX14912/MAX14913 devices from a single serial interface with one common chip-select signal. The identical data that is clocked into SDI, is clocked out of SDO with a one SPI cycle delay. This is illustrated in Figure 8.

## Direct SPI Serial Interface: 8-bit Mode

SRIAL = high, CMND = low, S16 = low.
Figure 9 shows an 8-bit cycle that reads the per-channel diagnostic data and sets/configures the outputs in a single 8 -bit cycle. Table 5 illustrates the meaning of the SPI bits. The data returned on SDO is the per-channel fault status. Pin CNFG is used to select whether the SDI input bits set the output level or the output mode (high-side or pushpull).


Figure 7. Daisy-Chain Connection


Figure 8. SPI Cycle in 8-Bit Direct SPI Mode

## Direct SPI Serial Interface: 16-Bit Mode

SRIAL = High, CMND = Low, S16 = High
Figure 9 shows a 16-bit read/write cycle that reads the per-channel diagnostic data and configures/sets the outputs in a single 16-bit cycle.
The data returned on SDO is the per-channel fault status.
The CNFG pin is used to select whether the input bits sent to SDI set the output level or the output mode (high-side or push-pull). Moreover, in 16 -bit mode, the open-load detection can be enabled on a per-channel basis.

Table 5. 8-Bit SPI Direct Mode Bit Definition

| BIT | BIT VALUE | CNFG | DEFINITION |
| :---: | :---: | :---: | :--- |
| D_ $^{*}$ | 0 | Low | In high-side mode: set HS off <br> In push-pull mode: HS off, LS on |
|  | 1 | Low | In high-side mode: set HS switch on <br> In push-pull mode: set HS switch <br> on, LS off |
|  | 0 | High | Configure high-side mode |
|  | 1 | High | Configure push-pull mode |
|  | 1 | X | Fault (thermal protection or open <br> load |

Table 6. 16-Bit SPI Direct Mode Bit Definition

| BIT | BIT VALUE | CNFG | DEFINITION |
| :---: | :---: | :---: | :---: |
| D_ | 0 | Low | In high-side mode: HS off, LS off In push-pull mode: HS off, LS on |
|  | 1 | Low | HS on, LS off |
| C_ | 0 | Low | High-side mode |
|  | 1 | Low | Push-pull mode |
| D_C | 00 | High | High-side mode; open-load detection defined by OL/IN1 pin |
|  | 01 | High | Push-pull mode |
|  | 10 | High | High-side mode with open-load detection |
|  | 11 | High | Not used |
| $F_{-}$ | 0 | X | No fault |
|  | 1 | X | Fault status (thermal protection or openload) |
| L_ | 0 | X | Output level < 7V |
|  | 1 | X | Output level $>7 \mathrm{~V}$ |



Figure 9. SPI Cycle in 16-Bit Direct SPI Mode

Command Mode SPI

## CMND = High

In serial setting mode (SRIAL = high), command SPI mode allows setting, configuration and monitoring. In parallel setting mode (SRIAL = low) command mode allows monitoring. While the MAX14912 supports SPI configuration in parallel mode, configuration is not supported in the MAX14913. In command mode, the input is always a command + data word; pins CNFG, S16, and OL are ignored. The output word returns the information requested during the previous SPI cycle.
Table 7 lists the registers accessible in command mode, while Table 8 lists the commands and their effect.
In command mode, a latched version of all faults is available. In other words, the device keeps any fault in memory until
the user decides to clear the fault registers. Each bit of fault registers 4,5 , and 6 is set as soon as its corresponding real-time fault signal goes high. At the end of any SPI cycle during which the SDI MSB (the $Z$ bit) has been set to 1, all fault registers are cleared at once (see Table 8). If [SRIAL $=$ high and CMND $=$ high], the global FAULT signal is latched as well (see Table 9 for more details on the global FAULT signal). Otherwise, it is a real-time global fault status.
In command mode, both the latched and the real-time faults can be read out. All commands except \#4 returns the same real-time data as in the 16 -bit mode. Command \#4 can be used to read any register and, for fault registers 4,5 , and 6 , it returns both the latched and real-time value of any fault signal.

## Table 7. SPI REGISTERS (Accessible Only in COMMAND Mode)

| REG | R/W | PURPOSE | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | R/W | Switch/Driver Settings (Note 10) | IN8 | IN7 | IN6 | IN5 | IN4 | IN3 | IN2 | IN1 |
|  |  | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | R/W | Push-Pull/High-Side Configuration (Note 11) | PP8 | PP7 | PP6 | PP5 | PP4 | PP3 | PP2 | PP1 |
|  |  | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | R/W | Open Load Detect Enable (Note 11) | OL_EN8 | OL_EN7 | OL_EN6 | OL_EN5 | OL_EN4 | OL_EN3 | OL_EN2 | OL_EN1 |
|  |  | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3 | R/W | Watchdog Config. And Channel Paralleling (Note 11) | - | - | - | - | joinUP | joinDW | WD1 | WDO |
|  |  | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4 | R | Per-Channel Open-Load Condition | OL8* | OL7* | OL6* | OL5* | OL4* | OL3* | OL2* | OL1* |
| 5 | R | Per-Channel Thermal Shutdown | THSD8* | THSD7* | THSD6* | THSD5* | THSD4* | THSD3* | THSD2* | THSD1* |
| 6 | R | Global Faults | WDfault | CRCfault |  | 8CKmult Error* | THSDglob* | 5V UVLO | $\begin{aligned} & \text { VDD } \\ & \text { UVLO } \end{aligned}$ | $\begin{gathered} V_{\mathrm{DD}} \\ \text { WARN } \end{gathered}$ |
| 7 | R | OUT Overvoltage Detection (Note 9) | OV8 | OV7 | OV6 | OV5 | OV4 | OV3 | OV2 | OV1 |

Note 9: Bits are set when the OUT_ voltage is higher than $V_{D D}$. These bits are real-time.
Note 10: Register 0 can be written to, but will not change the output states in Parallel (SRIAL = low) setting mode, since the outputs are then only set through the IN _ pins.
Note 11: Registers 1, 2, 3 can be written to in the MAX14913, but will not change the configuration in Parallel (SRIAL = low) setting mode.

* Faults are stretched in time to a minimum duration of 200 ms .

Table 8. COMMAND MODE Protocol

| COMMAND <br> NO. | FUNCTION | SDI |  | SDO <br> VALID ON NEXT <br> CYCLE | COMMENT |
| :---: | :---: | :---: | :---: | :---: | :--- |

Note 12: $F$ bits are the logical OR of thermal protection and open-load detection real-time signals.
Note 13: Any fault bit inside registers 4,5 , and 6 are set as soon as its corresponding event happens. All fault registers are cleared only by setting $Z=1$ (this is possible during any command cycle). The registers get cleared at $\overline{C S}$ rising edge. If $Z=1$ the registers are not cleared in case of SPI communication error (CRC, 8-CK).
If SRIAL $=1$ and CMND $=1$, the $Z$ bit clears also the $\overline{\text { FAULT }}$ IRQ signal.
Note 14: The $Q$ bits are the value of the fault registers (that need to be cleared by means of the $Z$ bit).
The A bits are the corresponding real-time values (i.e., the real-time fault signals). The real-time values are stretched by 200 ms . Therefore, they have a time resolution of $\sim 200 \mathrm{~ms}$.
Note 15: In parallel setting mode (SRIAL = low), writing to this registers does not change the real-time values or settings. These can only be changed through pins.
Note 16: For the MAX14913 only, in parallel setting mode (SRIAL = low), writing to these registers does not change the configuration.

## Table 9. FAULT SUMMARY

| FAULT NAME | WHAT IT CHECKS | EFFECT ON FAULT | PIN |  | REG <br> BIT(S) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NAME | BEHAVIOR |  |
| Per-Channel Thermal Shutdown (Note 17) | $\begin{aligned} & \text { Temp (HS) }>170^{\circ} \mathrm{C} \\ & \text { or Temp }(\text { LS })>170^{\circ} \mathrm{C} \end{aligned}$ | Single-channel HS and LS are turned off immediately. | $\overline{\text { FAULT }}$ <br> (Note 18) | Pin goes low on any fault; if command-mode: pin goes high when $Z$ bit is set, else: pin goes high when no faults | Reg 5 |
| Global Thermal Shutdown | Die-Center Temperature > $150^{\circ} \mathrm{C}$ | All channels HS and LS are turned off. | FAULT |  | Reg 6 bit 3 |
| Channel Open-Load Detection (If Enabled) | HS Mode Only. HS On: Current < 2mA HS Off: Current < 80رA |  | $\overline{\text { FAULT }}$ |  | Reg 4 |
| $V_{D D}$ UndervoltageLockout | $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{DD}}$ UUV | All channels HS and LS are turned off; all LEDs off | $\overline{\text { UVLO }}$ | Goes low | Reg 6 bit 1 |
| $\mathrm{V}_{5}$ UndervoltageLockout | $V_{5}<V_{V 5}$ _UV | All channels HS and LS are turned off; all LEDs off |  |  | Reg 6 bit 2 |
| $\mathrm{V}_{\text {DD }}$ Warning | $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\text {VDD_WARN }}$ |  |  |  | Reg 6 bit 0 |
| Watch-Dog <br> (If Enabled) | Activity on $\overline{\mathrm{CS}}$ : <br> Fault if no falling-edge for more than 1.2 s (or 600 ms or 200 ms ) |  | $\overline{\text { WDFLT }}$ | Goes high; goes low at next $\overline{\mathrm{CS}}$ falling-edge | Reg 6 bit 7 |
| No 8-Multiple CK Pulses | Number of CK pulses during a $\overline{\mathrm{CS}}$ low period not a multiple of 8 | SPI input data is discarded | $\overline{\text { FAULT }}$ | Goes low on $\overline{\mathrm{CS}}$ rise; | Reg 6 bit 4 |
| CRC Error Detection (If Enabled) | Received data does not match the FCS word | SPI input data is discarded | CERR | Goes high; goes high on next $\overline{\mathrm{CS}}$ rise if fault does not happen again | Reg 6 bit 6 |

Note 17: The HS or LS FETs are turned on/off according to the thermal protection signal generated by the analog circuit. On the other hand, inside the logic circuit the thermal-protection signal is maintained high for at least 200 ms (to filter out the $\sim 10 \mathrm{~ms}$ hysteretic cycling of the FET temperature).
Note 18: In command mode the FAULT pin behaves as an IRQ latched signal and can be cleared only by setting the $Z$ bit to 1 (as for any other fault register). In all other modes, $\overline{\mathrm{FAULT}}$ is the logical OR of the real-time faults.

## Error Detection on the Serial Interface <br> CRC Detection

In serial mode (SRIAL = high), error-detection of the serial data can be enabled to minimize incorrect operation/ misinformation due to data corruption of the SDI/SDO signals. If enabled, the devices performs error detection on SDI data received from the controller, calculates a CRC on the SDO data sent to the controller, and appends a check byte to the SDO diagnostics/status data it sends to the controller. This ensures that the data it receives from the controller (setting/configuration), as well as the data that it sends to the controller (diagnostics/status), has a low likelihood of undetected errors.
Setting the CRC/IN3 input high enables CRC error detection. A CRC frame-check sequence (FCS) is then sent along with each serial transaction. The 7-bit FCS is based on the generator polynomial ( $x 7+x 5+x 4+x 2+x+1$ ). The CRC initialization condition is $0 \times 7 \mathrm{~F}$. When CRC is enabled, the device expects a check byte appended to the 8 or 16 -bit SDI program/configuration data it receives. The check byte has the format shown in Figure 10.
The 7-bit FCS bits (CRI_) are calculated on the 8/16-bit data, including the 1 in the first position of the check byte. Therefore, the CRC is calculated on 9 or 17 bits. CRI1 is the LSB of the FCS.
The device verifies the received FCS. If no error is detected, it sets the OUT_ outputs and/or changes configuration per the SDI data. If a CRC error is detected, the device does not change the OUT_ outputs and/or does
not change its configuration. Instead, it sets the CERRB/ IN4 output low (i.e., the open-drain CERRB/IN4 nMOS output transistor is turned on) and sets the CERR (CRC error) bit in the check byte that it appends to the 8/16-bit SDO diagnostic/status data returned to the controller during the following serial communication cycle. In command SPI mode, register 6 also reflects an CRC error condition. The check byte the device appends to the 8/16-bit diagnostics/status data has the format shown in Figure 11.
CERR is the error-feedback bit that it sends back to the controller to signal that a CRC error was detected on the previous SDI data reception. Note that CERR is one state delayed (i.e., it indicates if an error was detected in the previous SPI data reception). The reason for the onecycle delay is due to the daisy-chain scheme.
CRO_ are the CRC bits that the device calculates on the 8/16-bit diagnostics and/or status data, including the CERR bit (i.e., calculated on $9 / 17$ bits). This allows the controller to check for errors on the SDO data received from the device.

## Clock Count for Multiples of 8

For each SPI cycle (between $\overline{\mathrm{CS}}$ going low to $\overline{\mathrm{CS}}$ going high), the device counts the number of CLK pulses. The 8CKmult error flag (see Table 7) is asserted (goes high) and the FAULT pin is asserted (goes low) if the counted CLK pulses are not a multiple of 8 . In this case, the SDi data is ignored.


Figure 11. SDO Check Byte Sent by Device

## Applications Information

## PCB Layout and Circuit Recommendations

- Capacitor between VPMP and VDD: $10 \mu \mathrm{~F} 5 \mathrm{~V}$;
- Capacitor between CFN and CFP: 200nF 50V;
- Capacitor on $\mathrm{V}_{5}$ : only one $10 \mu \mathrm{~F}$ plus a ceramic 100 nF as fast bypass capacitor close to each chip. A 1206 footprint $10 \mu \mathrm{~F}$ cap is recommended;
- LX trace must be as short as possible;
- Connection between the inductor and $\mathrm{V}_{5}$ can be long;
- Inductor is $100 \mu \mathrm{H}$ : ISAT $>0.35 \mathrm{~A}, \mathrm{DCR} \sim 1 \Omega$ (e.g., the Coilcraft LPS4018-104ML);
- GND and VDD connections: Dedicated PCB planes for GND and another for $V_{D D}$ are recommended.


## Driving Capacitive Loads

When charging/discharging purely capacitive loads with a push-pull driver, the driver dissipates power that is proportional to the switching frequency. The power can be estimated by $P_{D} \sim C \times V_{D D}{ }^{2} \times f_{S W}$, where $C$ is the load capacitance, $\mathrm{V}_{\mathrm{DD}}$ is the supply voltage, and fsw is the switching frequency. For example, in an application with a 1 nF load and 100 kHz switching frequency, each driver dissipates 130 mW at $\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}$. When driving purely capacitive loads, consider a maximum capacitance of approximately 10 nF .

## Driving Inductive Loads

During turn-off of inductive loads by the high-side switch, the kickback voltage generated by the inductance is clamped by the internal clamp to a voltage of -56 V (typ) relative to $V_{D D}$.
Large inductance and higher initial currents in the inductive load increase the time to until the inductance is demagnetized. Large energy dissipated in the chip through the voltage clamp. The MAX14912/MAX14913 feature Safe Demagnetization, which allows inductive loads of any value to be turned off. In high-side mode, the MAX14912/ MAX14913 do not have a limitation to the maximum inductive load that can be switched by the OUTs.

## Board Layout

High-speed switches require proper layout and design procedures for optimal performance. Ensure that powersupply bypass capacitors are placed as close as possible to the device. Connect all $V_{D D}$ pins to a $V_{D D}$ plane. Ensure that all pins have no more than $10 \mathrm{~m} \Omega$ between them. In this case, a $1 \mu \mathrm{~F}$ capacitor should be placed as close as possible to the $V_{D D}$ pins. In case low-resistance paths are not possible between the $V_{D D}$ pins, bypass each pin to GND through a 100 nF capacitor.

## Surge Protection

The MAX14913 OUT_ pins achieve $\pm 1 \mathrm{kV} /(42 \Omega+0.5 \mu \mathrm{~F})$ IEC-61000-4-5 $1.2 \mu \mathrm{~s} / \overline{5} 0 \mu \mathrm{~s}$ surge ratings by using only a TVS protection diode on $\mathrm{V}_{\mathrm{DD}}$, as shown in the Typical Application Circuit.
A suppressor/TVS diode should be used between $V_{D D}$ and GND to clamp high-surge transients on the $V_{D D}$ supply input and surges from the O_ outputs. The standoff voltage should be higher than the rated operating voltage of the equipment, while the breakdown voltage should be below 75 V .

## Reverse Currents Into OUT

If currents flow into the OUT_ pins, the device will heat up due to internal currents that flow through the device to PGND. The allowed reverse currents thus depend on $V_{D D}$, the ambient temperature and the thermal resistance. At $25^{\circ} \mathrm{C}$ ambient temperature the reverse current into one OUT should be limited to 1 A at $\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}$ and 2 A at $V_{D D}=24 \mathrm{~V}$. Driving higher currents into OUT can destroy the device thermally.

## Enable Time

At power-up and/or when EN is pulled high, all IN_signals must be kept low for at least 20 ms .

Ordering Information

| PART | TEMP RANGE | PACKAGE | PACKAGE CODE | PACKAGE BODY SIZE | LEAD PITCH |
| :--- | :---: | :---: | :---: | :---: | :---: |
| MAX14912AKN $+^{*}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | QFN56 | $\mathrm{K} 5688+1$ | $8 \mathrm{~mm} \times 8 \mathrm{~mm}$ | 0.5 mm |
| MAX14912AKN $+T^{*}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | QFN56 | $\mathrm{K} 5688+1$ | $8 \mathrm{~mm} \times 8 \mathrm{~mm}$ | 0.5 mm |
| MAX14913AKN + | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | QFN56 | $\mathrm{K} 5688+1$ | $8 \mathrm{~mm} \times 8 \mathrm{~mm}$ | 0.5 mm |
| MAX14913AKN +T | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | QFN56 | $\mathrm{K} 5688+1$ | $8 \mathrm{~mm} \times 8 \mathrm{~mm}$ | 0.5 mm |

+Denotes a lead $(\mathrm{Pb})$-free/RoHS-compliant package.
$T$ = Tape and reel.
*Future product-contact factory for availability.

## Chip Information

PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | OUTLINE NO. | LAND PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 56 QFN-EP | $\mathrm{K} 5688+1$ | $\underline{21-100026}$ | $\underline{90-100006}$ |

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | PAGES <br> CHANGED |  |
| :---: | :---: | :--- | :---: |
| 0 | $12 / 15$ | Initial release | - |
| 1 | $5 / 16$ | Updated Electrical Characteristics table | $1,3-5,7,9,23,29$ |
| 2 | $6 / 16$ | Updated $V_{\text {PMP }}$ abs max limit | 3 |
| 3 | $8 / 16$ | Updated text and diagrams | $2,3,9-11,14,18$, <br> $19,24-26,28$ |

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Maxim Integrated:
$\underline{M A X 14913 A K N+} \quad$ MAX14913AKN + T

