MAX14949

5kV_{RMS} Isolated 500kbps Half-Duplex RS-485/RS-422 Transceiver with ±30kV ESD Protection and Integrated Transformer Driver

General Description

The MAX14949 isolated RS-485/RS-422 transceiver provides $5000V_{RMS}$ (60s) of galvanic isolation between the cableside (RS-485/RS-422 driver/receiver-side) and the UART-side of the device. Isolation improves communication by breaking ground loops and reduces noise when there are large differences in ground potential between ports. This device allows for robust communication up to 500kbps.

The device includes an integrated 450kHz transformer driver for power transfer to the cable-side of the transceiver using an external transformer. An integrated LDO provides a simple and space-efficient architecture for providing power to the cable-side of the IC.

The device includes one half-duplex driver/receiver channel. The receiver is 1/8-unit load, allowing up to 256 transceivers on a common bus.

Integrated true fail-safe circuitry ensures a logic-high on the receiver output when inputs are shorted or open. Undervoltage lockout disables the driver when cable-side or UART-side power supplies are below functional levels.

The driver outputs/receiver inputs are protected from ±30kV electrostatic discharge (ESD) to GNDB on the cable-side, as specified by the Human Body Model (HBM).

The MAX14949 is available in a wide body 16-pin SOIC package and operates over the -40°C to +85°C temperature range.

Applications

- Industrial Automation Equipment
- Programmable Logic Controllers
- HVAC
- Power Meters

Safety Regulatory Approvals Pending


- UL According to UL1577
- · cUL According to CSA Bulletin 5A
- VDE 0884-10

Ordering Information appears at end of data sheet

Benefits and Features

- High Integration Simplifies Designs
 - Integrated LDO for Cable-Side Power
 - Integrated Transformer Driver for Power Transfer to Cable-Side Has Up to 80% Efficiency at 150mA Load
- High-Performance Transceiver Enables Flexible Designs
 - Compliant with RS-485 EIA/TIA-485 Standard
 - 500kbps (max) Data Rate
 - · Up to 256 Devices on the Bus
- Integrated Protection for Robust Communication
 - ±30kV ESD (HBM) on Driver Outputs/Receiver Inputs
 - 5kV_{RMS} Withstand-Isolation Voltage for 60 Seconds (V_{ISO})
 - 1200V_{PEAK} Maximum Repetitive Peak-Isolation Voltage (V_{IORM})
 - 848V_{RMS} Maximum Working-Isolation Voltage (V_{IOWM})
 - >30 Years Lifetime at Rated Working Voltage
 - Withstands ±10kV Surge per IEC 61000-4-5
 - · Thermal Shutdown

Functional Diagram





Absolute Maximum Ratings

V _{DDA} to GNDA	0.3V to +6V	Continuous Power Dissipation (T _A = +70°C	C)
V _{DDB} to GNDB	0.3V to +6V	16-pin Wide SOIC	
V _{LDO} to GNDB	0.3V to +16V	(derate 14.1mW/°C above +70°C)	1126.8mW
TD1, TD2 to GNDA	0.3V to +12V	Operating Temperature Range	40°C to +85°C
TXD, DE, RE, RXD to GNDA	0.3V to +6V	Junction Temperature	+150°C
DEM to GNDB	0.3V to +6V	Storage Temperature Range	65°C to +150°C
A, B to GNDB	8V to +13V	Lead Temperature (soldering, 10s)	+300°C
TD1, TD2 Continuous Current	±1.4A	Soldering Temperature (reflow)	+260°C
Short-Circuit Duration (RXD to GNDA, A,	B, DEM,		
V _{DDB} to GNDB)	Continuous		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

Junction-to-Ambient Thermal Resistance (θ_{JA})......71°C/W Junction-to-Case Thermal Resistance (θ_{JC})......23°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

DC Electrical Characteristics

 $(V_{DDA} - V_{GNDA} = 3.0V \text{ to } 5.5V, V_{DDB} - V_{GNDB} = 4.5V \text{ to } 5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{DDA} - V_{GNDA} = 3.3V, V_{DDB} - V_{GNDB} = 5V, V_{GNDA} = V_{GNDB}, \text{ and } T_A = +25^{\circ}C.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
POWER	·						
Cumply Voltage	V _{DDA}		3.0		5.5 V		
Supply Voltage	V_{DDB}		4.5		5.5	V	
Supply Current	I _{DDA}	V _{DDA} = 5V, DE = high, \overline{RE} = TXD = low, RXD unconnected, no bus load, TD1/TD2 unconnected		4.7	7.7	mA	
	I _{DDB}	DE = high, RE = TXD = low, RXD unconnected, no bus load, V _{DDB} = 5V		6.3	12.5		
		RE, RXD, DE, TXD, V _{DDA} rising	1.50	1.58	1.65	V	
Undervoltage-Lockout Threshold	V _{UVLOA}	TD1/TD2 driver, V _{DDA} rising	2.55	2.7	2.85		
Triiconoid	V _{UVLOB}	V _{DDB} rising	2.55	2.7	2.85		
		RE, RXD, DE, TXD		50			
Undervoltage-Lockout- Threshold Hysteresis	V _{UVHYSTA}	TD1/TD2 driver	200			mV	
Threshold Trysteresis	V _{UVHYSTB}		200				
TRANSFORMER DRIVER	·						
Output Resistance	R _O	TD1/TD2 = low, I _{OUT} = 300mA		0.6	1.5	Ω	
TD4 TD0 0		4.5V ≤ V _{DDA} ≤ 5.5V	540	785	1300	^	
TD1, TD2 Current Limit	ILIM	3.0V ≤ V _{DDA} ≤ 3.6V	485	730	1170	mA	
Switching Frequency	f _{SW}		350	450	550	kHz	
Duty Cycle	D			50		%	
Crossover Dead Time	t _{DEAD}			50		ns	

DC Electrical Characteristics (continued)

 $(V_{DDA} - V_{GNDA} = 3.0 V \text{ to } 5.5 V, \ V_{DDB} - V_{GNDB} = 4.5 V \text{ to } 5.5 V, \ T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 V, \ V_{DDB} - V_{GNDB} = 5 V, \ V_{GNDA} = V_{GNDB}, \text{ and } T_A = +25^{\circ}C.) \text{ (Notes 2, 3)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LDO						
LDO Supply Voltage	V _{LDO}	Relative to GNDB, LDO is on (Note 4)	4.68		14	V
LDO Supply Current	I _{LDO}	DE = high, TXD = low, no bus load, V _{LDO} = 5.5V		6.4	12.9	mA
LDO Output Voltage	V _{DDB}		4.5	5	5.5	V
LDO Current Limit				300		mA
Load Regulation		V _{LDO} = 5.68V, I _{LOAD} = 20mA to 40mA		0.19	1.7	mV/mA
Line Regulation		V _{LDO} = 5.68V to 14V, I _{LOAD} = 20mA		0.12	1.8	mV/V
Dropout Voltage		V _{LDO} = 4.68V, I _{DDB} = 120mA		100	180	mV
Load Capacitance		Nominal value (Note 5)	1		10	μF
LOGIC INTERFACE (TXD, RXD	, DE, RE, DEM)					
Input High Voltage	V _{IH}	RE, TXD, DE to GNDA	0.7 x V _{DDA}			V
Input Low Voltage	V _{IL}	RE, TXD, DE to GNDA			0.8	V
Input Hysteresis	V _{HYS}	RE, TXD, DE to GNDA		220		mV
Input Capacitance	C _{IN}	RE, TXD, DE, f = 1MHz		2		pF
Input Pullup Current	I _{PU}	TXD	-10	-4.5	-1.5	μA
Input Pulldown Current	I _{PD}	DE, RE	1.5	4.5	10	μA
Output Voltage High	V _{OH}	RXD to GNDA, I _{OUT} = -4mA	V _{DDA} -0.4			V
Output voltage riigii		DEM to GNDB, I _{OUT} = -4mA	V _{DDB} -0.4			V
Output Voltage Low	Va	RXD to GNDA, I _{OUT} = 4mA			0.40	V
Output Voltage Low	V _{OL}	DEM to GNDB, I _{OUT} = 4mA			0.40	V
Short-Circuit Output Pullup Current	I _{SH_PU}	$\frac{0V \le V_{RXD} \le V_{DDA}, V_A - V_B > -50mV,}{RE = low}$	-42			mA
Current	_	0V ≤ V _{DEM} ≤ V _{DDB} , DE = high	-42			
Short-Circuit Output Pulldown Current	I _{SH_PD}	$\frac{0V \le V_{RXD} \le V_{DDA}, V_A - V_B < -200mV,}{RE = low}$	+40		mA	
		$0V \le V_{DEM} \le V_{DDB}$, DE = low			+40	
Three-State Output Current	I _{OZ}	$0V \le V_{RXD} \le V_{DDA}, \overline{RE} = high$	-1		+1	μA

DC Electrical Characteristics (continued)

 $(V_{DDA} - V_{GNDA} = 3.0 V \text{ to } 5.5 V, \ V_{DDB} - V_{GNDB} = 4.5 V \text{ to } 5.5 V, \ T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 V, \ V_{DDB} - V_{GNDB} = 5 V, \ V_{GNDA} = V_{GNDB}, \text{ and } T_A = +25^{\circ}C.) \text{ (Notes 2, 3)}$

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
DRIVER								
		Figure 1a	$R_L = 54\Omega$, TXD = high or low, DE = high, Figure 1a					
Differential-Driver Output	$ V_{OD} $	R_L = 100Ω, TXD = h Figure 1a	iigh or low, DE = high,	3			V	
		-7V ≤ V _{CM} ≤+12V,	Figure 1b	1.5		5		
Change in Magnitude of Differential-Driver Output Voltage	ΔV _{OD}	$R_L = 100\Omega$ or 54Ω	, Figure 1b (Note 6)			0.2	V	
Driver Common-Mode Output Voltage	V _{OC}	$R_L = 100\Omega \text{ or } 54\Omega$, Figure 1a		V _{DDB} /2	3	V	
Change in Magnitude of Common-Mode Voltage	ΔV _{OC}	$R_L = 100\Omega \text{ or } 54\Omega$, Figure 1a (Note 6)			0.2	V	
Driver Short-Circuit Output		GNDB ≤ V _{OUT} ≤ + (Note 7)	12V, output low			+250	^	
Current	losd	-7V ≤ V _{OUT} ≤ V _{DDB} , output high (Note 7)		-250			mA	
Driver Short-Circuit Foldback	losdf	$(V_{DDB} - 1V) \le V_{OUT} \le +12V$, output low (Note 5, 7)		+20			mA	
Output Current	10201	-7V ≤ V _{OUT} ≤ +1V, output high (Note 5, 7)				-20	110 (
RECEIVER								
	I _{A,B}	DE = GNDA,	V _{IN} = +12V			+125		
Input Current (A and B)		V _{DDB} = GNDB or +5.5V	V _{IN} = -7V	-100			μA	
Receiver Differential-Threshold Voltage	V_{TH}	-7V ≤ V _{CM} ≤ +12V		-200	-125	-50	mV	
Receiver Input Hysteresis	ΔV_{TH}	V _{CM} = 0V			15		mV	
Receiver Input Resistance	R _{IN}	-7V ≤ V _{CM} ≤ +12V	, DE = low	96			kΩ	
PROTECTION								
Thermal-Shutdown Threshold	T _{SHDN}	Temperature rising			+160		°C	
Thermal-Shutdown Hysteresis	T _{HYST}				15		°C	
		Human Body Mode	Human Body Model		±30			
ESD Protection (A and B Pins to GNDB)		IEC 61000-4-2 Air-	Gap Discharge		±15		kV	
(Maile Di IIIS to Olado)		IEC 61000-4-2- Contact Discharge		±10		1		
ESD Protection (All Other Pins)		Human Body Mode	el		±4		kV	

Switching Electrical Characteristics

 $(V_{DDA} - V_{GNDA} = 3.0 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 4.5 \text{V to } 5.5 \text{V}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 5 \text{V}, V_{GNDA} = V_{GNDB}, \text{ and } T_A = +25 ^{\circ}\text{C.})$ (Note 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC						
Common-Mode Transient Immunity	СМТІ	(Note 8)		35		kV/μs
Glitch Rejection		TXD, DE, RXD	10	17	29	ns
DRIVER						
Driver Propagation Delay	t _{DPLH} , t _{DPHL}	R_L = 54 Ω , C_L = 50pF, Figure 2 and Figure 3			1040	ns
Differential Driver Output Skew tdphh - tdphh	tDSKEW	R_L = 54 Ω , C_L = 50pF, Figure 2 and Figure 3			144	ns
Driver Differential-Output Rise or Fall Time	t _{LH} , t _{HL}	R_L = 54 Ω , C_L = 50pF, Figure 2 and Figure 3			900	ns
Maximum Data Rate	DR _{MAX}		500			kbps
Driver Enable to Output High	t _{DZH}	$R_L = 500\Omega$, $C_L = 50$ pF, Figure 4			2540	ns
Driver Enable to Output Low	t _{DZL}	$R_L = 500\Omega$, $C_L = 50$ pF, Figure 5			2540	ns
Driver Disable Time From Low	t _{DLZ}	$R_L = 500\Omega$, $C_L = 50pF$, Figure 5			140	ns
Driver Disable Time From High	t _{DHZ}	$R_L = 500\Omega$, $C_L = 50pF$, Figure 4			140	ns
RECEIVER						
Receiver Propagation Delay	t _{RPLH} , t _{RPHL}	C _L = 15pF, Figure 6 and Figure 7 (Note 9)			240	ns
Receiver Output Skew	t _{RSKEW}	C _L = 15pF, Figure 6 and Figure 7 (Note 9)			34	ns
Maximum Data Rate	DR _{MAX}		500			kbps
Receiver Enable to Output High	t _{RZH}	R_L = 1kΩ, C_L = 15pF, S2 closed, Figure 8			20	ns
Receiver Enable to Output Low	t _{RZL}	R_L = 1k Ω , C_L = 15pF, S1 closed, Figure 8			30	ns
Receiver Disable Time from Low	t _{RLZ}	R_L = 1kΩ, C_L = 15pF, S1 closed, Figure 8			20	ns
Receiver Disable Time from High	t _{RHZ}	R_L = 1kΩ, C_L = 15pF, S2 closed, Figure 8			20	ns

- Note 2: All devices are 100% production tested at $T_A = +25$ °C. Specifications over temperature are guaranteed by design.
- **Note 3:** All currents into the device are positive. All currents out of the device are negative. All voltages are referenced to their respective ground (GNDA or GNDB), unless otherwise noted.
- Note 4: V_{LDO} max indicates voltage capability of the circuit. Power-dissipation requirements may limit V_{LDO} max to a lower value.
- Note 5: Not production tested. Guaranteed by design.
- Note 6: ΔV_{OD} and ΔV_{OC} are the changes in V_{OD} and V_{OC} , respectively, when the TXD input changes state.
- Note 7: The short-circuit output current applies to the peak current just prior to foldback-current limiting. The short-circuit foldback output current applies during current limiting to allow a recovery from bus contention. See TOC 6 and TOC 7 in the *Typical Operating Characteristics* section.
- Note 8: CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output states. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB. ΔV_{CM} = 1kV.
- Note 9: Capacitive load includes test probe and fixture capacitance.

Insulation Characteristics

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Partial Discharge Test Voltage	V _{PR}	Method B1 = V _{IORM} x 1.875 (t = 1s, partial discharge <5pC)	2250	V _P
Maximum Repetitive Peak Withstand Voltage	V _{IORM}	(Note 10)	1200	V _P
Maximum Working-Isolation Voltage	V _{IOWM}	(Note 10)	848	V _{RMS}
Maximum Transient Isolation Voltage	V _{IOTM}	t = 1s	8400	V _P
Maximum Withstand-Isolation Voltage	V _{ISO}	t = 60s, f _{SW} = 60Hz (Notes 10, 11)	5000	V _{RMS}
Maximum Surge Isolation Voltage	V _{IOSM}	Basic insulation	10	kV
Insulation Resistance	R _S	T _A = +150°C, V _{IO} = 500V	>10 ⁹	Ω
Barrier Capacitance Input to Output	CIO	f _{SW} = 1MHz	2	pF
Minimum Creepage Distance	CPG	Wide SOIC	8	mm
Minimum Clearance Distance	CLR	Wide SOIC	8	mm
Internal Clearance		Distance through insulation	0.015	mm
Comparative Tracking Resistance Index	СТІ	Material Group II (IEC 60112)	575	
Climatic Category			40/125/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	

Note 10: V_{IORM} , V_{IOWM} , V_{ISO} are defined by the IEC 60747-5-5 standard Note 11: Product is qualified V_{ISO} for 60s. 100% production tested at 120% of V_{ISO} for 1s.

Safety Regulatory Approvals (Pending)

UL
The MAX14949 is certified under UL1577. For more details, see File E351759.
Rate up to 5000V _{RMS} isolation voltage for basic insulation.
CUL
Pending
VDE
Pending
TUV
Pending

Maxim Integrated | 6 www.maximintegrated.com




Figure 1. Driver DC Test Load




Figure 2. Driver Timing Test Circuit




Figure 3. Driver Propagation Delays




Figure 4. Driver Enable and Disable Times ($t_{\rm DZH}$, $t_{\rm DHZ}$)




Figure 5. Driver Enable and Disable Times (t_{DZL}, t_{DLZ})




Figure 6. Receiver Propagation-Delay Test Circuit




Figure 7. Receiver Propagation Delays







Figure 8. Receiver Enable and Disable Times


Typical Operating Characteristics


 $(V_{DDA} - V_{GNDA} = 3.3V, V_{DDB} - V_{GNDB} = 5V, V_{GNDA} = V_{GNDB}, and T_A = +25$ °C, unless otherwise noted.)


























Typical Operating Characteristics (continued)


 $(V_{DDA} - V_{GNDA} = 3.3V, V_{DDB} - V_{GNDB} = 5V, V_{GNDA} = V_{GNDB}, and T_A = +25$ °C, unless otherwise noted.)





















Pin Configuration



Pin Description

PIN	NAME	REFERENCE	FUNCTION
1	TD1	GNDA	Transformer Driver Output 1
2	TD2	GNDA	Transformer Driver Output 2
3	GNDA	_	UART/Logic-Side Ground. GNDA is the ground reference for digital signals and the transformer driver.
4	V _{DDA}	GNDA	Logic-Side Power Input. Bypass V_{DDA} to GNDA with both 0.1 μ F and 1 μ F capacitors as close as possible to the device.
5	RXD	GNDA	Receiver Data Output. Drive \overline{RE} low to enable RXD. With \overline{RE} low, RXD is high when $(V_A - V_B) > -50 \text{mV}$ and is low when $(V_A - V_B) < -200 \text{mV}$. RXD is high when V_{DDB} is less than V_{UVLOB} . RXD is high impedance when \overline{RE} is high.
6	RE	GNDA	Receiver Output Enable. Drive \overline{RE} low or connect to GNDA to enable RXD. Drive \overline{RE} high to disable RXD. RXD is high impedance when \overline{RE} is high. \overline{RE} has an internal 4.5 μ A pull-down to GNDA.
7	DE	GNDA	Driver Output Enable. Drive DE high to enable bus driver outputs A and B. Drive DE low or connect to GNDA to disable A and B. A and B are high impedance when DE is low. DE has an internal 4.5µA pulldown to GNDA.
8	TXD	GNDA	Driver Input. With DE high, a low on TXD forces the noninverting output (A) low and the inverting output (B) high. Similarly, a high on TXD forces the noninverting output high and the inverting output low. TXD has an internal 4.5µA pullup to V _{DDA} .
9, 14, 15	GNDB	_	Cable-Side Ground. GNDB is the ground reference for the internal LDO, the DEM output, and the RS-485/RS-422 bus signals.

Pin Description (continued)

PIN	NAME	REFERENCE	FUNCTION
10	DEM	GNDB	Driver Enable Monitor Output. DEM is high when the transmitter is enabled. See the <i>Function Tables</i> for more information.
11	V _{LDO}	GNDB	LDO Power Input. Connect a minimum voltage of 4.68V to V_{LDO} to power the cable-side of the transceiver. Bypass V_{LDO} to GNDB with both 0.1 μ F and 1 μ F capacitors as close as possible to the device. To disable the internal LDO, leave V_{LDO} unconnected or connect to GNDB.
12	Α	GNDB	Noninverting Receiver Input and Noninverting Driver Output
13	В	GNDB	Inverting Receiver Input and Inverting Driver Output
16	V _{DDB}	GNDB	Cable-Side Power Input/Isolated LDO Power Output. Bypass V_{DDB} to GNDB with both 0.1µF and 1µF capacitors as close as possible to the device. V_{DDB} is the output of the internal LDO when power is applied to V_{LDO} . When the internal LDO is not used (V_{LDO} is unconnected or connected to GNDB), V_{DDB} is the positive supply input for the cable-side of the IC.

Function Tables

	TRANSMITTING							
	INPUTS				OUTPUTS			
V _{DDA}	V _{DDB}	DE*	TXD	Α	В	DEM		
≥ V _{UVLOA}	≥ V _{UVLOB}	1	1	1	0	1		
≥ V _{UVLOA}	≥ V _{UVLOB}	1	0	0	1	1		
≥ V _{UVLOA}	≥ V _{UVLOB}	0	Х	High-Z	High-Z	0		
< V _{UVLOA}	≥ V _{UVLOB}	Х	Х	High-Z	High-Z	0		
≥ V _{UVLOA}	< V _{UVLOB}	Х	Х	High-Z	High-Z	0		
< V _{UVLOA}	< V _{UVLOB}	Х	Х	High-Z	High-Z	0		

^{*}Drive DE low to disable the transmitter outputs. Drive DE high to enable the transmitter outputs. DE has an internal pulldown to GNDA.

X = Don't care.

	RECEIVING						
	IN	IPUTS		OUTPUTS			
V _{DDA}	V _{DDB}	RE*	(V _A - V _B)	RXD			
≥ V _{UVLOA}	≥ V _{UVLOB}	0	> -50mV	1			
≥ V _{UVLOA}	≥ V _{UVLOB}	0	< -200mV	0			
≥ V _{UVLOA}	≥ V _{UVLOB}	0	Open/Short	1			
≥ V _{UVLOA}	≥ V _{UVLOB}	1	X	High-Z			
< V _{UVLOA}	≥ V _{UVLOB}	Х	X	High-Z			
≥ V _{UVLOA}	< V _{UVLOB}	0	X	1			
< V _{UVLOA}	< V _{UVLOB}	Х	X	High-Z			

^{*}Drive RE high to disable the receiver output. Drive \overline{RE} low to enable the receiver output. \overline{RE} has an internal pulldown to GNDA. X = Don't care.

Detailed Description

The MAX14949 isolated RS-485/RS-422 transceiver provides 5000V_{RMS} (60s) of galvanic isolation between the RS-485/RS-422 cable-side of the transceiver and the UART-side. This device allows up to 500kbps communication across an isolation barrier when a large potential exists between grounds on each side of the barrier.

Isolation

Both data and power can be transmitted across the isolation barrier. Data isolation is achieved using integrated capacitive isolation that allows data transmission between the UART-side and the cable-side of the transceiver.

To achieve power isolation, the device features an integrated transformer driver to drive an external center-tapped transformer, allowing the transfer of operating power from the UART-side across the isolation barrier to the cable-side. Connect the primary side of the external transformer to the device's transformer driver outputs (TD1 and TD2). Connect the primary center tap to VDDA.

Integrated LDO

The device includes an internal low-dropout regulator with a set 5V (typ) output that is used to power the cable-side of the IC. The output of the LDO is V_{DDB} . The LDO has a 300mA (typ) current limit. If the LDO is unused, connect V_{LDO} to GNDB and apply +5V directly to V_{DDB} .

True Fail-Safe

The device guarantees a logic-high on the receiver output when the receiver inputs are shorted or open, or when connected to a terminated transmission line with all drivers disabled. The receiver threshold is fixed between -50mV and -200mV. If the differential receiver input voltage (V_A - V_B) is greater than or equal to -50mV, RXD is logic-high. In the case of a terminated bus with all transmitters disabled, the receiver's differential input voltage is pulled to zero by the termination resistors. Due to the receiver thresholds of the device, this results in a logic-high at RXD.

Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a foldback-mode current limit on the output stage, provides immediate protection against short circuits over the entire common-mode voltage range. The second, a thermal-shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature exceeds +160°C (typ).

Thermal Shutdown

The device is protected from overtemperature damage by integrated thermal shutdown circuitry. When the junction temperature (T_J) exceeds +160°C (typ), the driver outputs go high impedance. The device resumes normal operation when T_J falls below +145°C (typ).

Transformer Driver

Overcurrent Limiting

The device features overcurrent limiting to protect the integrated transformer driver from excessive currents when charging large capacitive loads or driving into short circuits. Current limiting is achieved in two stages: internal circuitry monitors the output current and detects when the peak current rises above 1.2A. When the 1.2A threshold is exceeded, internal circuitry reduces the output current to the 730mA current limit. The device monitors the driver current on a cycle-by-cycle basis and limits the current until the short is removed.

The transformer driver on the device can dissipate large amounts of power during overcurrent limiting, causing the IC to enter thermal shutdown. When the junction temperature of the driver exceeds the thermal-shutdown threshold, the TD1 and TD2 driver outputs are disabled. The driver resumes normal operation when the temperature falls below the thermal-shutdown hysteresis.

Transformer Selection

The integrated push-pull transformer driver allows the transmission of operating power from the UART-side, across the isolation barrier, to the isolated cable-side of the device. The 450kHz transformer driver operates with center-tapped primary transformers. Select a transformer with an ET product greater than or equal to the ET of the driver to ensure that the transformer does not enter saturation. E is the voltage applied to the transformer and T is the maximum time it is applied during any one cycle. Calculate the minimum ET product for the transformer primary as:

$$ET = V_{MAX}/(2 \times f_{MIN})$$

where V_{MAX} is the worst-case maximum supply voltage on V_{DDA} and f_{MIN} is the minimum frequency at that supply voltage. For example, using 5.5V and 350kHz, the required minimum ET product is 7.9Vµs. Table 1 includes a list of recommended transformers.

Table 11 1100011111011404 114110101111010							
MANUFACTURER PART NUMBER	APPLICATION	CONFIGURATION	ISOLATION (V _{RMS})	DIMENSIONS			
HALO TGMR-1450V6LF	5V to 3.3V	1CT:1CT	5000	9.45 x 10.87 x 10.03			
HALO TGMR-1455V6LF	3.3V to 3.3V	1CT:1.5CT	5000	9.45 x 10.87 x 10.03			
WURTH 750315229	5V to 3.3V	1CT:1.1CT	5000	9.14 x 8.00 x 7.62			
WURTH 750315230	3.3V to 3.3V	1CT:1.3CT	5000	9.14 x 8.00 x 7.62			
WURTH 750315231	3.3V to 3.3V	1CT:1.7CT	5000	9.14 x 8.00 x 7.62			

Table 1. Recommended Transformers




Figure 9. Typical Isolated Half-Duplex RS-485 Application

Applications Information

256 Transceivers on the Bus

The standard RS-485 receiver input impedance is one unit load, and a standard driver can drive up to 32 unit loads. The device transceiver has a 1/8-unit load receiver, which allows up to 256 transceivers connected in parallel on one communication line. Connect any combination of these devices, and/or other RS-485/RS-422 devices, for a maximum of 32 unit loads to the line.

Typical Application

The transceiver is designed for bidirectional data communications on multipoint bus-transmission lines. Figure 9 and Figure 10 show typical network application circuits. To minimize reflections, the bus should be terminated at both ends in its characteristics impedance, and stub lengths off the main line should be kept as short as possible.

Layout Considerations

It is recommended to design an isolation or keep out channel underneath the isolator that is free from ground and signal planes. Any galvanic or metallic connection between the cable-side and UART-side defeats the isolation.

Ensure that the decoupling capacitors between V_{DDA} and GNDA and between V_{LDO} , V_{DDB} , and GNDB are located as close as possible to the IC to minimize inductance.

Route important signal lines close to the ground plane to minimize possible external influences. On the cable-side of the device, it is good practice to have the bus connectors and termination resistor as close as possible to the A and B pins.




Figure 10. Typical Isolated Half-Duplex RS-485 Application with Integrated Transformer Driver

Extended ESD Protection

ESD-protection structures are incorporated on all pins to protect against electrostatic discharge encountered during handling and assembly. The driver outputs and receiver inputs of the MAX14949 have extra protection against static electricity. The ESD structures withstand high ESD in normal operation and when powered down. After an ESD event, the devices keep working without latchup or damage.

Bypass V_{DDA} to GNDA and bypass V_{DDB} and V_{LDO} to GNDB with $0.1\mu F$ and $1\mu F$ capacitors to ensure maximum ESD protection.

ESD protection can be tested in various ways. The transmitter outputs and receiver inputs of the device are characterized for protection to the cable-side ground (GNDB) to the following limits:

- ±30kV HBM
- ±15kV using the Air-Gap Discharge method specified in IEC 61000-4-2
- ±10kV using the Contact Discharge method specified in the IEC 61000-4-2

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model (HBM)

Figure 11 shows the HBM test model and Figure 12 shows the current waveform it generates when discharged in a low-impedance state. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged in to the test device through a 1.5kΩ resistor.

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The device helps in designing equipment to meet IEC 61000-4-2 without the need for additional ESD-protection components.

The major difference between tests done using the HBM and IEC 61000-4-2 is higher peak current in IEC 61000-4-2 because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the HBM.

<u>Figure 13</u> shows the IEC 61000-4-2 model and <u>Figure 14</u> shows the current waveform for IEC 61000-4-2 ESD Contact Discharge Test.

MAX14949

5kV_{RMS} Isolated 500kbps Half-Duplex RS-485/RS-422 Transceiver with ±30kV ESD Protection and Integrated Transformer Driver




Figure 11. Human Body ESD Test Model




Figure 12. Human Body Current Waveform




Figure 13. IEC 61000-4-2 ESD Test Model





Figure 14. IEC 61000-4-2 ESD Generator Current Waveform

Typical Application Circuit



MAX14949

5kV_{RMS} Isolated 500kbps Half-Duplex RS-485/RS-422 Transceiver with ±30kV ESD Protection and Integrated Transformer Driver

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND PATTERN
TYPE	CODE	NO.	NO.
16 SOIC	W16M+10	21-0042	90-0107

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX14949EWE+	-40°C to +85°C	16 SOIC (W)
MAX14949EWE+T	-40°C to +85°C	16 SOIC (W)

⁺Denotes a lead (Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: BiCMOS

T = Tape and reel.

MAX14949

5kV_{RMS} Isolated 500kbps Half-Duplex RS-485/RS-422 Transceiver with ±30kV ESD **Protection and Integrated Transformer Driver**

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	6/15	Initial release	_

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX14949EWE+ MAX14949EWE+T