### 4.5V-42V, 2.5A, High-Efficiency, Synchronous Step-Down DC-DC Converter with Internal Compensation

## General Description

The MAX17543 high-efficiency, high-voltage, synchronous step-down DC-DC converter with integrated MOSFETs operates over a 4.5 V to 42 V input. The converter can deliver up to 2.5 A and generates output voltages from 0.9 V up to $0.9 \times \mathrm{V}_{\mathrm{IN}}$. The feedback (FB) voltage is accurate to within $\pm 1.1 \%$ over $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
The MAX17543 uses peak current-mode control. The device can be operated in the pulse-width modulation (PWM), pulse-frequency modulation (PFM), or discontinuous conduction mode (DCM) control schemes. The device is available in a $20-\mathrm{pin}(4 \mathrm{~mm} \times 4 \mathrm{~mm})$ TQFN package. Simulation models are available.

## Applications

- Industrial Power Supplies
- Distributed Supply Regulation
- High-Voltage Single-Board Systems
- Base Station Power Supply
- General-Purpose Point-of-Load

Ordering Information appears at end of data sheet.

## Benefits and Features

- Reduces External Components and Total Cost
- No Schottky-Synchronous Operation
- Internal Compensation for Any Output Voltage
- Built-In Soft-Start
- All-Ceramic Capacitors, Compact Layout
- Reduces Number of DC-DC Regulators to Stock
- Wide 4.5V to 42V Input
- Adjustable 0.9 V to $0.9 \times \mathrm{V}_{\mathrm{IN}}$ Output
- 100 kHz to 2.2 MHz Adjustable Switching Frequency with External Synchronization
- Reduces Power Dissipation
- Peak Efficiency >90\%
- PFM/DCM Enables Enhanced Light-Load Efficiency
- $2.8 \mu \mathrm{~A}$ Shutdown Current
- Operates Reliably in Adverse Industrial Environments
- Peak Current-Limit Protection
- Built-In Output Voltage Monitoring with RESET
- Programmable EN/UVLO Threshold
- Monotonic Startup into Prebiased Load
- Overtemperature Protection
- High Industrial $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Ambient Operating Temperature Range $/-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Junction Temperature Range


## Typical Application Circuit-5V, 500kHz Switching Frequency



| $V_{\text {IN }}$ to PGND | -0.3V to +48 V |
| :---: | :---: |
| EN/UVLO to SGND | -0.3V to +48 V |
| LX to PGND.. | -0.3V to ( $\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}$ ) |
| BST to PGND | -0.3 V to +53 V |
| BST to LX | -0.3V to +6.5V |
| BST to $\mathrm{V}_{\mathrm{CC}}$ | -0.3V to +48 V |
| CF, RESET, SS, MODE, SYNC, |  |
| RT to SGND | .....-0.3V to +6.5 V |
| FB to SGND | -0.3V to +1.5V |
| $V_{C C}$ to SGND | -0.3V to +6.5 V |


| SGND to PGND............................................-0 |  |
| :---: | :---: |
| LX Total RMS Current ................................................... 4 4 |  |
| Output Short-Circuit Duration. $\qquad$ Continuous |  |
|  |  |
| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) (multilayer board) TQFN (derate $30.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ).... .2424 .2 mW |  |
| unction Temper | $\ldots . .150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | to $+160^{\circ} \mathrm{C}$ |
| ead Temperature (soldering, | $+300^{\circ}$ |
| oldering Temperature (reflow |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Junction temperature greater than $+125^{\circ} \mathrm{C}$ degrades operating lifetimes.

## Package Thermal Characteristics (Note 1)

TQFN
Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) .......... $33^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{Jc}}$ )................. $2^{\circ} \mathrm{C} / \mathrm{W}$
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {EN } / U V L O}=24 \mathrm{~V}, \mathrm{R}_{\mathrm{RT}}=40.2 \mathrm{k} \Omega(500 \mathrm{kHz}), \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{PGND}}=\mathrm{V}_{\mathrm{SGND}}=\mathrm{V}_{\mathrm{MODE}}=\mathrm{V}_{\mathrm{SYNC}}=0 \mathrm{~V}, \mathrm{LX}=\mathrm{SS}=\overline{\mathrm{RESET}}=\right.$ open, $\mathrm{V}_{\mathrm{BST}}$ to $\mathrm{V}_{\mathrm{LX}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All voltages are referenced to SGND, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY ( $\mathbf{V}_{\text {IN }}$ ) |  |  |  |  |  |  |
| Input Voltage Range | $\mathrm{V}_{\text {IN }}$ |  | 4.5 |  | 42 | V |
| Input Shutdown Current | IIN-SH | $\mathrm{V}_{\text {EN/UVLO }}=0 \mathrm{~V}$ (shutdown mode) |  | 2.8 | 4.5 | $\mu \mathrm{A}$ |
| Input Quiescent Current | $\mathrm{I}_{\mathrm{Q}}$ PFM | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{MODE}=\mathrm{RT}=$ open |  | 118 |  |  |
|  |  | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{MODE}=$ open | 162 |  |  |  |
|  | $\mathrm{I}_{\mathrm{Q}-\mathrm{DCM}}$ | DCM mode, $\mathrm{V}_{\mathrm{LX}}=0.1 \mathrm{~V}$ |  | 1.16 | 1.8 | mA |
|  | IQ_PWM | Normal switching mode, fSW $=500 \mathrm{kHz}$, $V_{F B}=0.8 \mathrm{~V}$ |  | 9.5 |  |  |
| ENABLE/UVLO (EN/UVLO) |  |  |  |  |  |  |
| EN/UVLO Threshold | $V_{\text {ENR }}$ | $\mathrm{V}_{\text {EN/UVLO }}$ rising | 1.19 | 1.215 | 1.26 | V |
|  | $\mathrm{V}_{\text {ENF }}$ | $V_{\text {EN/UVLO }}$ falling | 1.068 | 1.09 | 1.131 |  |
| EN/UVLO Input Leakage Current | IEN | $\mathrm{V}_{\text {EN/UVLO }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -50 | 0 | +50 | nA |
| LDO |  |  |  |  |  |  |
| V CC Output Voltage Range | $\mathrm{V}_{\mathrm{CC}}$ | $6 \mathrm{~V}<\mathrm{V}_{\text {IN }}<42 \mathrm{~V}, \mathrm{I}_{\mathrm{VCC}}=1 \mathrm{~mA}$ | 4.75 | 5 | 5.25 | V |
|  |  | $1 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{VCC}} \leq 25 \mathrm{~mA}$ |  |  |  |  |
| $\mathrm{V}_{\text {CC }}$ Current Limit | IVCC-MAX | $\mathrm{V}_{\mathrm{CC}}=4.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=6 \mathrm{~V}$ | 26.5 | 54 | 100 | mA |
| $\mathrm{V}_{\text {CC }}$ Dropout | $V_{\text {CC-DO }}$ | $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{VCC}}=20 \mathrm{~mA}$ | 4.2 |  |  | V |
| $\mathrm{V}_{\mathrm{CC}}$ UVLO | $V_{\text {CC_UVR }}$ | $V_{C C}$ rising | 4.05 | 4.2 | 4.3 | V |
|  | VCC_UVF | $V_{C C}$ falling | 3.65 | 3.8 | 3.9 |  |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN} / \mathrm{UVLO}}=24 \mathrm{~V}, \mathrm{R}_{\mathrm{RT}}=40.2 \mathrm{k} \Omega(500 \mathrm{kHz}), \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{PGND}}=\mathrm{V}_{\mathrm{SGND}}=\mathrm{V}_{\mathrm{MODE}}=\mathrm{V}_{\mathrm{SYNC}}=0 \mathrm{~V}, \mathrm{LX}=\mathrm{SS}=\overline{\mathrm{RESET}}=\right.$ open, $\mathrm{V}_{\mathrm{BST}}$ to $\mathrm{V}_{\mathrm{LX}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All voltages are referenced to SGND, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER MOSFET AND BST DRIVER |  |  |  |  |  |  |
| High-Side nMOS On-Resistance | $\mathrm{R}_{\text {DS-ONH }}$ | ${ }_{L S X}=0.3 \mathrm{~A}$ |  | 165 | 325 | $\mathrm{m} \Omega$ |
| Low-Side nMOS On-Resistance | $\mathrm{R}_{\text {DS-ONL }}$ | ${ }_{L L X}=0.3 \mathrm{~A}$ |  | 80 | 150 | $\mathrm{m} \Omega$ |
| LX Leakage Current | lLX_LKG | $\mathrm{V}_{\mathrm{LX}}=\mathrm{V}_{\mathrm{IN}}-1 \mathrm{~V}, \mathrm{~V}_{\mathrm{LX}}=\mathrm{V}_{\mathrm{PGND}}+1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| SOFT-START (SS) |  |  |  |  |  |  |
| Charging Current | ISS | $V_{S S}=0.5 \mathrm{~V}$ | 4.7 | 5 | 5.3 | $\mu \mathrm{A}$ |
| FEEDBACK (FB) |  |  |  |  |  |  |
| FB Regulation Voltage | $V_{\text {FB_REG }}$ | MODE $=$ SGND or MODE $=\mathrm{V}_{\text {CC }}$ | 0.89 | 0.9 | 0.91 | V |
|  |  | MODE $=$ OPEN | 0.89 | 0.915 | 0.936 |  |
| FB Input Bias Current | $\mathrm{I}_{\text {FB }}$ | $0<\mathrm{V}_{\mathrm{FB}}<1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -50 |  | +50 | nA |
| MODE |  |  |  |  |  |  |
| MODE Threshold | $\mathrm{V}_{\text {M-DCM }}$ | MODE $=\mathrm{V}_{\text {CC }}$ (DCM mode) | $\begin{array}{r} \mathrm{V}_{\mathrm{CC}}- \\ 1.6 \end{array}$ |  |  | V |
|  | $\mathrm{V}_{\text {M-PFM }}$ | MODE = open (PFM mode) | $\mathrm{V}_{\mathrm{Cc}} / 2$ |  |  |  |
|  | $\mathrm{V}_{\text {M-PWM }}$ | MODE = GND (PWM mode) |  |  | 1.4 |  |
| CURRENT LIMIT |  |  |  |  |  |  |
| Peak Current-Limit Threshold | IPEAK-LIMIT |  | 3.2 | 3.7 | 4.3 | A |
| Runaway Current-Limit Threshold | IRUNAWAY-LIMIT |  | 3.7 | 4.3 | 5 | A |
| Valley Current-Limit Threshold | ISINK-LIMIT | MODE $=$ open $/ V_{\text {CC }}$ | -0.16 | 0 | +0.16 | A |
|  |  | MODE = GND |  | -1.8 |  |  |
| PFM Current-Limit Threshold | IPFM | MODE = open | 0.6 | 0.75 | 0.9 | A |
| RT AND SYNC |  |  |  |  |  |  |
| Switching Frequency | ${ }_{\text {f }} \mathrm{W}$ | $\mathrm{R}_{\mathrm{RT}}=210 \mathrm{k} \Omega$ | 90 | 100 | 110 | kHz |
|  |  | $\mathrm{R}_{\mathrm{RT}}=102 \mathrm{k} \Omega$ | 180 | 200 | 220 |  |
|  |  | $\mathrm{R}_{\mathrm{RT}}=40.2 \mathrm{k} \Omega$ | 475 | 500 | 525 |  |
|  |  | $\mathrm{R}_{\mathrm{RT}}=8.06 \mathrm{k} \Omega$ | 1950 | 2200 | 2450 |  |
|  |  | $\mathrm{R}_{\mathrm{RT}}=$ open | 460 | 500 | 540 |  |
| SYNC Frequency Capture Range |  | fsw set by $\mathrm{R}_{\mathrm{R} T}$ | $\begin{aligned} & 1.1 \mathrm{x} \\ & \text { fsw } \end{aligned}$ |  | $\begin{aligned} & 1.4 \mathrm{x} \\ & \mathrm{f}_{\mathrm{SW}} \end{aligned}$ | kHz |
| SYNC Pulse Width |  |  | 50 |  |  | ns |
| SYNC Threshold | $\mathrm{V}_{\text {IH }}$ |  | 2.1 |  |  | V |
|  | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 |  |
| FB Undervoltage Trip Level to Cause Hiccup | $\mathrm{V}_{\text {FB-HICF }}$ |  | 0.56 | 0.58 | 0.65 | V |

4.5V-42V, 2.5A, High-Efficiency, Synchronous Step-Down DC-DC Converter with Internal Compensation

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN} / \mathrm{UVLO}}=24 \mathrm{~V}, \mathrm{R}_{\mathrm{RT}}=40.2 \mathrm{k} \Omega(500 \mathrm{kHz}), \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{PGND}}=\mathrm{V}_{\mathrm{SGND}}=\mathrm{V}_{\mathrm{MODE}}=\mathrm{V}_{\mathrm{SYNC}}=0 \mathrm{~V}, \mathrm{LX}=\mathrm{SS}=\overline{\mathrm{RESET}}=\right.$ open, $\mathrm{V}_{\mathrm{BST}}$ to $\mathrm{V}_{\mathrm{LX}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All voltages are referenced to SGND, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hiccup Timeout |  | (Note 3) |  | 32,768 |  | Cycles |
| Minimum On-Time | ton-MIN |  |  |  | 135 | ns |
| Minimum Off-Time | $\mathrm{t}_{\text {OFF-MIN }}$ |  | 140 |  | 160 | ns |
| LX Dead Time |  |  |  | 5 |  | ns |
| RESET |  |  |  |  |  |  |
| RESET Output Level Low |  | $1{ }^{\text {RESET }}=10 \mathrm{~mA}$ |  |  | 0.4 | V |
| RESET Output Leakage Current |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {RESET }}=5.5 \mathrm{~V}$ | -0.1 |  | +0.1 | $\mu \mathrm{A}$ |
| FB Threshold for RESET Assertion | $\mathrm{V}_{\text {FB-OKF }}$ | $\mathrm{V}_{\mathrm{FB}}$ falling | 90.5 | 92 | 94.6 | $\% \mathrm{~V}_{\mathrm{FB}}-$ REG |
| FB Threshold for RESET Deassertion | $\mathrm{V}_{\text {FB-OKR }}$ | $\mathrm{V}_{\mathrm{FB}}$ rising | 93.8 | 95 | 97.8 | $\% \mathrm{~V}_{\mathrm{FB}}-$ REG |
| $\overline{\text { RESET }}$ Deassertion Delay After FB Reaches 95\% Regulation |  |  |  | 1024 |  | Cycles |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Thermal Shutdown Threshold |  | Temperature rising |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  |  | 10 |  | ${ }^{\circ} \mathrm{C}$ |

Note 2: All limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$. Limits over temperature are guaranteed by design.
Note 3: See the Overcurrent Protection/Hiccup Mode section for more details.

## Typical Operating Characteristics

$\left(\mathrm{V}_{I N}=\mathrm{V}_{\mathrm{EN} / U V L O}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{PGND}}=\mathrm{V}_{\mathrm{SGND}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{VIN}}=\mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{SS}}=5600 \mathrm{pF}, \mathrm{RT}=\mathrm{MODE}=\right.$ open, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All voltages are referenced to GND , unless otherwise noted.)


## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{I N}=\mathrm{V}_{\mathrm{EN} / U V L O}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{PGND}}=\mathrm{V}_{\mathrm{SGND}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{VIN}}=\mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{SS}}=5600 \mathrm{pF}, \mathrm{RT}=\mathrm{MODE}=\right.$ open, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All voltages are referenced to GND, unless otherwise noted.)


SOFT-START/SHUTDOWN FROM EN/UVLO 5V OUTPUT, 2.5A LOAD CURRENT,


SOFT-START/SHUTDOWN FROM EN/UVLO, 3.3V OUTPUT, PFM MODE, 5mA LOAD CURRENT, FIGURE 4b CIRCUIT



5V OUTPUT, PWM MODE SOFT-START WITH 2.5V PREBIAS, FIGURE 4a CIRCUIT


SOFT-START/SHUTDOWN FROM EN/UVLO 5V OUTPUT, PFM MODE, 5mA LOAD CURREN1 FIGURE 4a CIRCUIT

3.3V OUTPUT, PFM MODE SOFT-START WITH 2.5V PREBIAS, FIGURE 4b CIRCUIT


## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{I N}=\mathrm{V}_{\mathrm{EN} / U V L O}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{PGND}}=\mathrm{V}_{\mathrm{SGND}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{VIN}}=\mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{SS}}=5600 \mathrm{pF}, \mathrm{RT}=\mathrm{MODE}=\right.$ open, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All voltages are referenced to GND, unless otherwise noted.)


5V OUTPUT, PFM MODE, 25mA LOAD
STEADY-STATE SWITCHING WAVEFORMS,
FIGURE 4a CIRCUIT


5V OUTPUT, PWM MODE
(LOAD CURRENT STEPPED FROM 1A TO 2A),
FIGURE 4a CIRCUIT


3.3V OUTPUT, PWM MODE
(LOAD CURRENT STEPPED FROM 1A TO 2A),
FIGURE 4b CIRCUIT


## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{I N}=\mathrm{V}_{\mathrm{EN} / U V L O}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{PGND}}=\mathrm{V}_{\mathrm{SGND}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{VIN}}=\mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{SS}}=5600 \mathrm{pF}, \mathrm{RT}=\mathrm{MODE}=\right.$ open, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All voltages are referenced to GND , unless otherwise noted.)


5V OUTPUT, PFM MODE (LOAD CURRENT STEPPED FROM 5mA TO 1A), FIGURE 4a CIRCUIT


5V OUTPUT, DCM MODE (LOAD CURRENT STEPPED FROM 50 mA TO 1A),

FIGURE 4a CIRCUIT

$200 \mu \mathrm{~s} / \mathrm{div}$
3.3V OUTPUT, PWM MODE (LOAD CURRENT
STEPPED FROM NO-LOAD TO 1A),

STEPPED FROM NO-LOAD TO 1A), FIGURE 4b CIRCUIT

3.3V OUTPUT, PFM MODE (LOAD CURRENT STEPPED FROM 5mA TO 1A), FIGURE 4b CIRCUIT

3.3V OUTPUT, DCM MODE (LOAD CURRENT

STEPPED FROM 50mA TO 1A),
FIGURE 4b CIRCUIT


## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{I N}=\mathrm{V}_{\mathrm{EN} / U V L O}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{PGND}}=\mathrm{V}_{\mathrm{SGND}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{VIN}}=\mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{SS}}=5600 \mathrm{pF}, \mathrm{RT}=\mathrm{MODE}=\right.$ open, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All voltages are referenced to GND, unless otherwise noted.)



Measured on the MAX17543EVKITB with input filter $-\mathrm{C}_{\mathrm{IN}}=4.7 \mu \mathrm{~F}$, $\mathrm{L}_{\mathrm{IN}}=10 \mu \mathrm{H}$, the input capacitor for the MAX17543: 4.7 $\mu \mathrm{F}$.

## Pin Configuration



## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| $1-3$ | VIN | Power Supply Input. 4.5V to 42V input supply range. Connect the VIN pins together. Decouple to PGND <br> with a 2.2 2 F capacitor; place the capacitor close to the VIN and PGND pins. Refer to the MAX17543 EV <br> kit data sheet for a layout example. |
| 4 | EN/UVLO | Enable/Undervoltage Lockout. Drive EN/UVLO high to enable the output voltage. Connect to the center <br> of the resistor-divider between VIN and SGND to set the input voltage at which the device turns on. Pull <br> up to VIN for always-on operation. |
| 5 | RESET | Open-Drain RESET Output. The $\overline{\text { RESET output is driven low if FB drops below 92\% of its set value. }}$ <br> RESET goes high 1024 clock cycles after FB rises above 95\% of its set value. |
| 6 | SYNC | The device can be synchronized to an external clock using this pin. See the External Frequency <br> Synchronization section for more details. |
| 7 | SS | Soft-Start Input. Connect a capacitor from SS to SGND to set the soft-start time. |
| 9 | FB | At switching frequencies lower than 500kHz, connect a capacitor from CF to FB. Leave CF open if <br> switching frequency is equal to, or greater than, 500kHz. See the Loop Compensation section for more <br> details. |
| 10 | RT | Feedback Input. Connect FB to the center tap of an external resistor-divider from the output to GND to <br> set the output voltage. See the Adjusting Output Voltage section for more details. |
| 11 | Connect a resistor from RT to SGND to set the regulator's switching frequency. Leave RT open for the <br> default 500kHz frequency. See the Setting the Switching Frequency (RT) section for more details. |  |
| MODE | MODE pin configures the device to operate either in PWM, PFM, or DCM modes of operation. Leave <br> MODE unconnected for PFM operation (pulse-skipping at light loads). Connect MODE to SGND for <br> constant-frequency PWM operation at all loads. Connect MODE to VCC for DCM operation. See the <br> MODE Setting section for more details. |  |

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 12 | V $C C$ | 5V LDO Output. Bypass $V_{\text {CC }}$ with $2.2 \mu \mathrm{~F}$ ceramic capacitance to SGND. |
| 13 | SGND | Analog Ground |
| $14-16$ | PGND | Power Ground. Connect the PGND pins externally to the power ground plane. Connect the SGND and <br> PGND pins together at the ground return path of the $V_{C C}$ bypass capacitor. Refer to the MAX17543 EV <br> kit data sheet for a layout example. |
| $17-19$ | LX | Switching Node. Connect LX pins to the switching-side of the inductor. Refer to the MAX17543 EV kit <br> data sheet for a layout example. |
| 20 | BST | Boost Flying Capacitor. Connect a 0.1 $\mu$ F ceramic capacitor between BST and LX. |
| - | EP | Exposed Pad. Connect to the SGND pin. Connect to a large copper plane below the IC to improve heat <br> dissipation capability. Add thermal vias below the exposed pad. Refer to the MAX17543 EV kit data sheet <br> for a layout example. |

## Block Diagram



# 4.5V-42V, 2.5A, High-Efficiency, Synchronous Step-Down DC-DC Converter with Internal Compensation 

## Detailed Description

The MAX17543 high-efficiency, high-voltage, synchro-nously-rectified step-down converter with dual integrated MOSFETs operates over a 4.5 V to 42 V input. It delivers up to 2.5 A and 0.9 V to $90 \% \mathrm{~V}$ IN output voltage. Built-in compensation across the output voltage range eliminates the need for external components. The feedback (FB) regulation accuracy over $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ is $\pm 1.1 \%$.
The device features a peak-current-mode-control architecture. An internal transconductance error amplifier produces an integrated error voltage at an internal node, which sets the duty cycle using a PWM comparator, a highside current-sense amplifier, and a slope-compensation generator. At each rising-edge of the clock, the highside MOSFET turns on and remains on until either the appropriate or maximum duty cycle is reached, or the peak current limit is detected. During the high-side MOSFET's on-time, the inductor current ramps up. During the second-half of the switching cycle, the high-side MOSFET turns off and the low-side MOSFET turns on. The inductor releases the stored energy as its current ramps down and provides current to the output.
The device features a MODE pin that can be used to operate the device in PWM, PFM, or DCM control schemes. The device integrates adjustable-input undervoltage lockout, adjustable soft-start, open RESET, and external frequency-synchronization features.

## Mode Selection (MODE)

The logic state of the MODE pin is latched when $\mathrm{V}_{\mathrm{CC}}$ and EN/UVLO voltages exceed the respective UVLO rising thresholds and all internal voltages are ready to allow LX switching. If the MODE pin is open at power-up, the device operates in PFM mode at light loads. If the MODE pin is grounded at power-up, the device operates in constant-frequency PWM mode at all loads. Finally, if the MODE pin is connected to $\mathrm{V}_{\mathrm{CC}}$ at power-up, the device operates in constant-frequency DCM mode at light loads. State changes on the MODE pin are ignored during normal operation.

## PWM Mode Operation

In PWM mode, the inductor current is allowed to go negative. PWM operation provides constant frequency operation at all loads, and is useful in applications sensitive to switching frequency. However, the PWM mode of operation gives lower efficiency at light loads when compared to PFM and DCM modes of operation.

## PFM Mode Operation

The PFM mode of operation disables negative inductor current and also skips pulses at light loads for high efficiency. In PFM mode, the inductor current is forced to a fixed peak of 750 mA every clock cycle until the output rises to $102.3 \%$ of the nominal voltage. Once the output reaches $102.3 \%$ of the nominal voltage, both the highside and low-side FETs are turned off and the device enters hibernation mode until the load discharges the output to $101.1 \%$ of the nominal voltage. Most of the internal blocks are turned off in hibernation mode to save quiescent current. After the output falls below $101.1 \%$ of the nominal voltage, the device comes out of hibernation mode, turns on all internal blocks, and again commences the process of delivering pulses of energy to the output until it reaches $102.3 \%$ of the nominal output voltage.
The advantage of PFM mode is higher efficiency at light loads due to lower quiescent current drawn from supply. The disadvantage is that the output voltage ripple is higher than in the PWM or DCM modes of operation, and the switching frequency is not constant at light loads.

## DCM Mode Operation

The DCM mode of operation features constant-frequency operation down to lighter loads than PFM mode by disabling negative inductor current at light loads instead of skipping pulses. DCM operation offers efficiency performance that lies between the PWM and PFM modes.

## Linear Regulator ( $\mathbf{V}_{\mathrm{CC}}$ )

An internal linear regulator ( $\mathrm{V}_{\mathrm{CC}}$ ) provides a 5 V nominal supply to power the internal blocks and the low-side MOSFET driver. The output of the linear regulator ( $\mathrm{V}_{\mathrm{CC}}$ ) should be bypassed with a $2.2 \mu \mathrm{~F}$ ceramic capacitor to SGND. The device employs an undervoltage lockout circuit that disables the internal linear regulator when $V_{C C}$ falls below 3.8 V (typ).

## Setting the Switching Frequency (RT)

The switching frequency of the device can be programmed from 100 kHz to 2.2 MHz by using a resistor connected from the RT pin to SGND. The switching frequency (fsw) is related to the resistor connected at the RT pin $\left(\mathrm{R}_{\mathrm{RT}}\right)$ by the following equation:

$$
R_{R T} \cong \frac{21 \times 10^{3}}{f_{S W}}-1.7
$$

where $R_{R T}$ is in $k \Omega$ and $f s w$ is in $k H z$. Leaving the RT pin open causes the device to operate at the default switching frequency of 500 kHz . See Table 1 for RT resistor values for a few common switching frequencies. To operate the MAX17543 at switching frequencies lower than 200 kHz , an

### 4.5V-42V, 2.5A, High-Efficiency, Synchronous Step-Down DC-DC Converter with Internal Compensation

## Table 1. Switching Frequency vs. RT Resistor

| SWITCHING FREQUENCY (kHz) | RT RESISTOR (k $\mathbf{\Omega})$ |
| :---: | :---: |
| 500 | Open |
| 100 | 210 |
| 200 | 102 |
| 400 | 49.9 |
| 1000 | 19.1 |
| 2200 | 8.06 |

$\mathrm{R}-\mathrm{C}$ network has to be connected in parallel to the resistor connected from RT to SGND, as shown in Figure 1. The values of the components R 8 and C 13 are $90.9 \mathrm{k} \Omega$ and 220 pF , respectively.


Figure 1. Setting the Switching Frequency

## Operating Input Voltage Range

The minimum and maximum operating input voltages for a given output voltage should be calculated as follows:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}=\frac{\mathrm{V}_{\text {OUT }}+\left(\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})} \times\left(\mathrm{R}_{\mathrm{DCR}}+0.15\right)\right)}{1-\left(\mathrm{f}_{\left.\mathrm{SW}(\mathrm{MAX}) \times \mathrm{t}_{\mathrm{OFF}(\mathrm{MAX})}\right)}\right.} \\
&+\left(\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX}) \times 0.175)}\right. \\
& \mathrm{V}_{\text {IN(MAX })}=\frac{\mathrm{V}_{\text {OUT }}}{\left.\mathrm{f}_{\text {SW }(\mathrm{MAX})} \times \mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}\right)}
\end{aligned}
$$

where $\mathrm{V}_{\text {OUT }}$ is the steady-state output voltage, IOUT (MAX) is the maximum load current, $R_{D C R}$ is the $D C$ resistance of the inductor, fsw(MAX) is the maximum switching frequency, toff-mAX is the worst-case minimum switch off-time ( 160 ns ), and ton-min is the worst-case minimum switch on-time (135ns).

## External Frequency Synchronization (SYNC)

The internal oscillator of the device can be synchronized to an external clock signal on the SYNC pin. The external synchronization clock frequency must be between
$1.1 \times \mathrm{fSW}$ and $1.4 \times \mathrm{fSW}$, where fSW is the frequency programmed by the RT resistor. The minimum external clock pulse-width high should be greater than 50 ns. See the RT AND SYNC section of the Electrical Characteristics table for details.

## Overcurrent Protection/Hiccup Mode

The MAX17543 is provided with a robust overcurrent protection scheme that protects the device under overload and output short-circuit conditions. A cycle-by-cycle peak current limit turns off the high-side MOSFET whenever the high-side switch current exceeds an internal limit of 3.7 A (typ). A runaway current limit on the high-side switch current at 4.3 A (typ) protects the device under high input voltage, short-circuit conditions when there is insufficient output voltage available to restore the inductor current that was built up during the ON period of the step-down converter. One occurrence of runaway current limit triggers a hiccup mode. In addition, if, due to a fault condition, feedback voltage drops to 0.58 V (typ) any time after soft-start is complete, hiccup mode is triggered. In hiccup mode, the converter is protected by suspending switching for a hiccup timeout period of 32,768 clock cycles. Once the hiccup timeout period expires, softstart is attempted again. Note that when soft-start is attempted under an overload condition, if the feedback voltage does not exceed 0.58 V , the device switches at half the programmed switching frequency. Hiccup mode of operation ensures low power dissipation under output short-circuit conditions.

## RESET Output

The device includes a RESET comparator to monitor the output voltage. The open-drain RESET output requires an external pullup resistor. $\overline{R E S E T}$ goes high (high impedance) 1024 switching cycles after the regulator output increases above $95 \%$ of the designed nominal regulated voltage. RESET goes low when the regulator output voltage drops to below $92 \%$ of the nominal regulated voltage. RESET also goes low during thermal shutdown.

## Prebiased Output

When the device starts into a prebiased output, both the high-side and low-side switches are turned off so that the converter does not sink current from the output. Highside and low-side switches do not start switching until the PWM comparator commands the first PWM pulse, at which point switching commences. The output voltage is then smoothly ramped up to the target value in alignment with the internal reference.

### 4.5V-42V, 2.5A, High-Efficiency, Synchronous Step-Down DC-DC Converter with Internal Compensation

## Thermal-Shutdown Protection

Thermal-shutdown protection limits total power dissipation in the device. When the junction temperature of the device exceeds $+165^{\circ} \mathrm{C}$, an on-chip thermal sensor shuts down the device, allowing it to cool. The thermal sensor turns the device on again after the junction temperature cools by $10^{\circ} \mathrm{C}$. Soft-start resets during thermal shutdown. Carefully evaluate the total power dissipation (see the Power Dissipation section) to avoid unwanted triggering of the thermal shutdown in normal operation.

## Applications Information

## Input Capacitor Selection

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching. The input capacitor RMS current requirement ( $\mathrm{I}_{\mathrm{RMS}}$ ) is defined by the following equation:

$$
I_{\mathrm{RMS}}=\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})} \times \frac{\sqrt{\mathrm{V}_{\mathrm{OUT}} \times\left(\mathrm{V}_{\text {IN }}-V_{\mathrm{OUT}}\right)}}{\mathrm{IN}_{\mathrm{N}}}
$$

where, IOUT(MAX) is the maximum load current. $I_{\text {RMS }}$ has a maximum value when the input voltage equals twice the output voltage ( $\left.\mathrm{V}_{\mathrm{IN}}=2 \mathrm{x} \mathrm{V}_{\mathrm{OUT}}\right)$, so $I_{\text {RMS }}(M A X)=I_{\text {OUT }}(M A X) / 2$.
Choose an input capacitor that exhibits less than $+10^{\circ} \mathrm{C}$ temperature rise at the RMS input current for optimal long-term reliability. Use low-ESR ceramic capacitors with high-ripple-current capability at the input. X7R capacitors are recommended in industrial applications for their temperature stability. Calculate the input capacitance using the following equation:

$$
\mathrm{C}_{\mathrm{IN}}=\frac{\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})} \times \mathrm{D} \times(1-\mathrm{D})}{\eta \times \mathrm{f}_{\mathrm{SW}} \times \Delta \mathrm{V}_{\mathrm{IN}}}
$$

where $\mathrm{D}=\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\text {IN }}$ is the duty ratio of the controller, $\mathrm{f}_{\mathrm{SW}}$ is the switching frequency, $\Delta \mathrm{V}_{\mathbb{I N}}$ is the allowable input voltage ripple, and $\eta$ is the efficiency.
In applications where the source is located some distance from the device input, an electrolytic capacitor should be added in parallel to the ceramic capacitor to provide necessary damping for potential oscillations caused by the inductance of the longer input power path and input ceramic capacitor.

## Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor
saturation current (ISAT), and DC resistance ( $\mathrm{R}_{\mathrm{DCR}}$ ). The switching frequency and output voltage determine the inductor value as follows:

$$
\mathrm{L}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{f}_{\mathrm{SW}}}
$$

where $\mathrm{V}_{\text {OUT }}$, and $\mathrm{f}_{\text {SW }}$ are nominal values.
Select a low-loss inductor closest to the calculated value with acceptable dimensions and having the lowest possible DC resistance. The saturation current rating (ISAT) of the inductor must be high enough to ensure that saturation can occur only above the peak current-limit value of 3.7A.

## Output Capacitor Selection

X7R ceramic output capacitors are preferred due to their stability over temperature in industrial applications. The output capacitors are usually sized to support a step load of $50 \%$ of the maximum output current in the application, such that output voltage deviation is contained to $3 \%$ of nominal output voltage. The minimum required output capacitance can be calculated as follows:

$$
\mathrm{C}_{\mathrm{OUT}}=\frac{5.5}{\left(\mathrm{f}_{\mathrm{C}} \times \mathrm{V}_{\mathrm{OUT}}\right)}
$$

where CoUT is in Farad and $\mathrm{f}_{\mathrm{C}}$ is the target closed-loop crossover frequency in Hz . Select $\mathrm{f}_{\mathrm{C}}$ to be 1/9th of $\mathrm{f}_{\mathrm{SW}}$ if the switching frequency is less than or equal to 500 kHz . If the switching frequency is more than 500 kHz , select $\mathrm{f}_{\mathrm{C}}$ to be 55 kHz .
Derating of ceramic capacitors with DC-voltage must be considered while selecting the output capacitor. Derating curves are available from all major ceramic capacitor vendors.

## Soft-Start Capacitor Selection

The device implements adjustable soft-start operation to reduce inrush current. A capacitor connected from the SS pin to SGND programs the soft-start time. The selected output capacitance ( $\mathrm{C}_{\text {SEL }}$ ) and the output voltage (VOUT) determine the minimum required soft-start capacitor as follows:

$$
\mathrm{C}_{\text {SS }} \geq 28 \times 10^{-6} \times \mathrm{C}_{\text {SEL }} \times \mathrm{V}_{\text {OUT }}
$$

The soft-start time (tSS) is related to the capacitor connected at SS (CSS) by the following equation:

$$
\mathrm{t}_{S S}=\frac{\mathrm{C}_{S S}}{5.55 \times 10^{-6}}
$$

For example, to program a 1 ms soft-start time, a 5.6 nF capacitor should be connected from the SS pin to SGND.


Figure 2. Setting the Input Undervoltage Lockout
Table 2. C6 Capacitor Value at Various Switching Frequencies

| SWITCHING FREQUENCY RANGE (kHz) | C6 (pF) |
| :---: | :---: |
| 200 to 300 | 2.2 |
| 300 to 400 | 1.2 |
| 400 to 500 | 0.75 |

## Setting the Input Undervoltage-Lockout Level

The device offers an adjustable input undervoltage-lockout level. Set the voltage at which the device turns on with a resistive voltage-divider connected from VIN to SGND. Connect the center node of the divider to EN/UVLO.
Choose R1 to be $3.3 \mathrm{M} \Omega$ and then calculate R2 as follows:

$$
R 2=\frac{R 1 \times 1.215}{\left(V_{\mathrm{INU}}-1.215\right)}
$$

where $\mathrm{V}_{\text {INU }}$ is the voltage at which the device is required to turn on. Ensure that $\mathrm{V}_{\text {INU }}$ is higher than $0.8 \times \mathrm{V}_{\text {OUT }}$.
If the EN/UVLO pin is driven from an external signal source, a series resistance of minimum $1 \mathrm{k} \Omega$ is recommended to be placed between the signal source output and the EN/UVLO pin, to reduce voltage ringing on the line.

## Loop Compensation

The device is internally loop-compensated. However, if the switching frequency is less than 500 kHz , connect a 0402 capacitor C6 between the CF pin and the FB pin. Use Table 2 to select the value of C6.
If the switching frequency is less than 200 kHz , connect an additional R-C network in parallel to the top resistor of the feedback divider (R3). See Figure 5 to calculate the values of the components R7, C12, and C6.


Figure 3. Setting the Output Voltage

## Adjusting Output Voltage

Set the output voltage with a resistive voltage-divider connected from the positive terminal of the output capacitor (VOUT) to SGND (see Figure 3). Connect the center node of the divider to the FB pin. Use the following procedure to choose the resistive voltage-divider values:
Calculate resistor R3 from the output to the FB pin as follows:

$$
\mathrm{R} 3=\frac{216 \times 10^{3}}{\left(\mathrm{f}_{\mathrm{C}} \times \mathrm{C}_{\mathrm{OUT}}\right)}
$$

where $R 3$ is in $k \Omega$, crossover frequency $f_{C}$ is in $k H z$, and the output capacitor ( $\mathrm{COUT}_{\mathrm{OU}}$ ) is in $\mu \mathrm{F}$. Choose $\mathrm{f}_{\mathrm{C}}$ to be 1/9th of the switching frequency (fSW) if the switching frequency is less than or equal to 500 kHz . If the switching frequency is more than 500 kHz , select f C to be 55 kHz .
Calculate resistor R4 from the FB pin to SGND as follows:

$$
\mathrm{R} 4=\frac{\mathrm{R} 3 \times 0.9}{\left(\mathrm{~V}_{\text {OUT }}-0.9\right)}
$$

## Power Dissipation

At a particular operating condition, the power losses that lead to temperature rise of the part are estimated as follows:

$$
\begin{gathered}
\mathrm{P}_{\text {LOSS }}=\left(\mathrm{P}_{\text {OUT }} \times\left(\frac{1}{\eta}-1\right)\right)-\left(\mathrm{I}_{\mathrm{OUT}}{ }^{2} \times \mathrm{R}_{\mathrm{DCR}}\right) \\
\mathrm{P}_{\text {OUT }}=\mathrm{V}_{\text {OUT }} \times \mathrm{I}_{\mathrm{OUT}}
\end{gathered}
$$

where POUT is the total output power, $\eta$ is the efficiency of the converter, and $R_{D C R}$ is the DC resistances of the inductor. (See the Typical Operating Characteristics for more information on efficiency at typical operating conditions.)
For a multilayer board, the thermal performance metrics for the package are given below:

$$
\begin{aligned}
& \theta_{\mathrm{JA}}=33^{\circ} \mathrm{C} / \mathrm{W} \\
& \theta_{\mathrm{JC}}=2^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

### 4.5V-42V, 2.5A, High-Efficiency, Synchronous Step-Down DC-DC Converter with Internal Compensation

The junction temperature of the device can be estimated at any given maximum ambient temperature ( $\mathrm{T}_{\mathrm{A}}$ MAX) from the equation below:

$$
\mathrm{T}_{\mathrm{J} \_ \text {MAX }}=\mathrm{T}_{\mathrm{A} \_} \mathrm{MAX}+\left(\theta_{\mathrm{JA}} \times \mathrm{P}_{\text {LOSS }}\right)
$$

If the application has a thermal management system that ensures that the exposed pad of the device is maintained at a given temperature ( $T_{E P}$ MAX) by using proper heatsinks, then the junction temperature of the device can be estimated at any given maximum ambient temperature from the equation below:

$$
\mathrm{T}_{\mathrm{J} \_\mathrm{MAX}}=\mathrm{T}_{\mathrm{EP} \_} \mathrm{MAX}+\left(\theta_{\mathrm{JC}} \times \mathrm{P}_{\mathrm{LOSS}}\right)
$$

Junction temperature greater than $+125^{\circ} \mathrm{C}$ degrades operating lifetimes.

## PCB Layout Guidelines

All connections carrying pulsed currents must be very short and as wide as possible. The inductance of these connections must be kept to an absolute minimum due to the high di/dt of the currents. Since inductance of a current carrying loop is proportional to the area enclosed by the loop, if the loop area is made very small, inductance is reduced. Additionally, small-current loop areas reduce radiated EMI.

A ceramic input filter capacitor should be placed close to the $\mathrm{V}_{\mathrm{IN}}$ pins of the IC. This eliminates as much trace inductance effects as possible and gives the IC a cleaner voltage supply. A bypass capacitor for the $\mathrm{V}_{\mathrm{CC}}$ pin also should be placed close to the pin to reduce effects of trace impedance.
When routing the circuitry around the IC, the analog small-signal ground and the power ground for switching currents must be kept separate. They should be connected together at a point where switching activity is at a minimum, typically the return terminal of the $\mathrm{V}_{\mathrm{CC}}$ bypass capacitor. This helps keep the analog ground quiet. The ground plane should be kept continuous/unbroken as far as possible. No trace carrying high switching current should be placed directly over any ground plane discontinuity.
PCB layout also affects the thermal performance of the design. A number of thermal vias that connect to a large ground plane should be provided under the exposed pad of the part, for efficient heat dissipation.
For a sample layout that ensures first pass success, refer to the MAX17543 evaluation kit layout available at www.maximintegrated.com.

## Typical Application Circuits



Figure 4a-5V Output, 500 kHz Switching Frequency


Figure 4b-3.3V Output, 500kHz Switching Frequency

## Typical Application Circuits (continued)



Figure 5-3.3V Output, 100kHz Switching Frequency

## Ordering Information

| PART | PIN-PACKAGE |
| :---: | :---: |
| MAX17543ATP + | 20 TQFN $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ |

Note: All devices operate over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range, unless otherwise noted.

+ Denotes a lead(Pb)-free/RoHS-compliant package.
${ }^{*} E P=$ Exposed pad.


## Chip Information

PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND PATTERN <br> NO. |
| :---: | :---: | :---: | :---: |
| 20 TQFN-EP | T2044+4 | $\underline{21-0139}$ | $\underline{90-0409}$ |

*EP = Exposed pad.

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $9 / 14$ | Initial release | - |
| 1 | $7 / 16$ | Updated operating and junction temperature values, added new TOC and text | $1-9,15,16$ |

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Maxim Integrated:
$\underline{\text { MAX17543ATP }+}$ MAX17543ATP + T MAXM17543ALJ + T MAXM17543ALJ +

