## 12-Channel High Voltage Analog Switch

## Features

- HVCMOS ${ }^{\circledR}$ technology for high performance
- Operating voltage of up to 200 V
- Output on-resistance typically $22 \Omega$
- Integrated bleed resistors on the outputs
- 5.0 V to 12.0 V CMOS logic compatibility
- Very low quiescent current consumption (-10رA)
- -58 dB typical off isolation at 5.0 MHz
- Low parasitic capacitance
- Excellent noise immunity
- Flexible high voltage supplies


## General Description

The Supertex HV209 is a 200 V low charge injection 12-channel high voltage analog switch configured as 6 SPDT analog switches intended for medical ultrasound applications.

Bleed resistors are integrated on the output switches to eliminate charge built up on the piezo electric transducers. The bleed resistors are at a nominal value of $35 \mathrm{k} \Omega$. Using HVCMOS technology, this device combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals. The outputs are configured as single-pole double- throw analog switches. Data is shifted into a 6 -bit shift register using an external clock. The LE latches the shift register data into the individual switch latches. A logic HI connects a switch common $Y_{X}$ to $S W_{X}$. A logic LOW connects $Y_{x}$ to $\overline{S_{X}}$. A logic HI in CL resets all switches to $\overline{\mathrm{SW}} \mathrm{X}_{\mathrm{x}}$ simultaneously.

## Block Diagram



## Ordering Information

| Device | 48-Lead LQFP |
| :---: | :---: |
|  | 7.00x7.00mm body |
|  | 1.60mm height (max) |
| 0.50mm pitch |  |
| HV209 | HV209FG-G |

-G indicates package is RoHS compliant ('Green')

## Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}$ Logic power supply voltage | -0.5 V to +15 V |
| $\mathrm{~V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{NN}}$ Supply voltage | +220 V |
| $\mathrm{~V}_{\mathrm{PP}}$ Positive high voltage supply | -0.5 V to +200 V |
| $\mathrm{~V}_{\mathrm{NN}}$ Negative high voltage supply | +0.5 V to -200 V |
| Logic input voltages | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{SIG}}$ Analog signal range | $\mathrm{V}_{\mathrm{NN}}$ to $\mathrm{V}_{\mathrm{PP}}$ |
| Peak analog signal current/channel | 3.0 A |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power dissipation: 48-lead LQFP | 1.0 W |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## (8)

## Pin Configuration



48-Lead LQFP (FG) (top view)

## Product Marking



Package may or may not include the following marks: Si or
48-Lead LQFP (FG)

## Recommended Operating Conditions

| Sym | Parameter | Value |
| :---: | :---: | :---: |
| $V_{\text {PP }}$ | Positive high voltage supply ${ }^{1}$ | +40 V to $\mathrm{V}_{\mathrm{NN}}+200 \mathrm{~V}$ |
| $V_{\text {NN }}$ | Negative high voltage supply ${ }^{1}$ | -10V to -160V |
| $V_{D D}$ | Logic power supply voltage ${ }^{1}$ | +4.5 V to +13.2 V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $0.8 \mathrm{~V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | 0 V to $0.2 \mathrm{~V}_{\mathrm{DD}}$ |
| $V_{\text {SIG }}$ | Analog signal voltage peak-to-peak ${ }^{2}$ | $\mathrm{V}_{\text {NN }}+10 \mathrm{~V}$ to $\mathrm{V}_{\text {PP }}-10 \mathrm{~V}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free air-temperature | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## Notes:

1. Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
2. $V_{S I G}$ must be within $V_{P P}$ and $V_{N N}$ voltage range or floating during power up/down transition.

## DC Electrical Characteristics

(over recommended operating conditions unless otherwise noted)

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | max | min | typ | max | min | max |  |  |  |
| $\mathrm{R}_{\text {ons }}$ | Small signal switch on-resistance | - | 30 | - | 26 | 38 | - | 48 | $\Omega$ | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \end{aligned}$ |
|  |  | - | 25 | - | 22 | 27 | - | 32 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | 25 | - | 22 | 27 | - | 30 |  | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & V_{P P}=100 \mathrm{~V} \\ & V_{N N}=-100 \mathrm{~V} \end{aligned}$ |
|  |  | - | 18 | - | 18 | 24 | - | 27 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | 23 | - | 20 | 25 |  | 30 |  | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & V_{\mathrm{PP}}=190 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-10 \mathrm{~V} \end{aligned}$ |
|  |  | - | 22 | - | 16 | 25 |  | 27 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
| $\Delta \mathrm{R}_{\text {ONs }}$ | Small signal switch on-resistance matching | - | 20 | - | 5.0 | 20 | - | 20 | \% | $\begin{aligned} & \mathrm{I}_{\mathrm{SW}}=5.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=100 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{R}_{\text {ONL }}$ | Large signal switch on-resistance | - | - | - | 15 | - | - | - | $\Omega$ | $V_{\text {SIG }}=V_{\text {PP }}-10 \mathrm{~V}, \mathrm{I}_{\text {SIG }}=1.0 \mathrm{~A}$ |  |
| $\mathrm{R}_{\text {INT }}$ | Output switch shunt resistance | - | - | 20 | 35 | 50 | - | - | K $\Omega$ | Output switch to $\mathrm{R}_{\text {GND }}$ $\mathrm{I}_{\text {RINT }}=0.5 \mathrm{~mA}$ |  |
|  | DC offset switch off | - | 50 | - | - | 50 | - | 50 | mV | No load, $\mathrm{R}_{\mathrm{GND}}=0 \mathrm{~V}$ |  |
| os | DC offset switch on | - | 50 | - | - | 50 | - | 50 | mV | No load, $\mathrm{R}_{\text {GND }}=0 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {PPQ }}$ | Pos. HV supply current | - | - | - | 10 | 50 | - | - | $\mu \mathrm{A}$ | All SWs off |  |
| $\mathrm{I}_{\text {NNO }}$ | Neg. HV supply current | - | - | - | -10 | -50 | - | - |  |  |  |  |
| $\mathrm{I}_{\text {PPQ }}$ | Pos. HV supply current | - | - | - | 10 | 50 | - | - | $\mu \mathrm{A}$ | All SWs on, $\mathrm{I}_{\text {sw }}=5.0 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\text {NNQ }}$ | Neg. HV supply current | - | - | - | -10 | -50 | - | - |  |  |  |  |
| $\mathrm{l}_{\text {sw }}$ | Switch output peak current | - | 3.0 | - | 3.0 | 2.0 | - | 2.0 | A | $\mathrm{V}_{\text {SIG }}$ duty cycle $\leq 0.1 \%$ |  |
| $\mathrm{f}_{\text {sw }}$ | Output switch frequency | - | - | - | - | 50 | - |  | KHz | Duty cycle $=50 \%$ |  |
| $I_{\text {PP }}$ | $\mathrm{I}_{\text {PP }}$ supply current | - | 6.5 | - | - | 7.0 | - | 8.0 | mA | $\begin{aligned} & V_{\mathrm{PP}}=40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \end{aligned}$ | 50 KHz output switching frequency with no load |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & V_{P P}=100 \mathrm{~V} \\ & V_{N N}=-100 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & V_{\mathrm{PP}}=190 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-10 \mathrm{~V} \end{aligned}$ |  |
| $I_{\text {NN }}$ | $\mathrm{I}_{\text {NN }}$ supply current | - | 6.5 | - | - | 7.0 | - | 8.0 | mA | $\begin{aligned} & V_{\mathrm{PP}}=40 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \end{aligned}$ | 50 KHz output switching frequency with no load |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & V_{P \mathrm{P}}=100 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & V_{\mathrm{PP}}=190 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-10 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{I}_{\mathrm{DD}}$ | Logic supply average current | - | 4.0 | - | - | 4.0 | - | 4.0 | mA | $\mathrm{f}_{\mathrm{CLK}}=5.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {DOQ }}$ | Logic supply quiescent current | - | 10 | - | - | 10 | - | 10 | $\mu \mathrm{A}$ | --- |  |
| $\mathrm{I}_{\text {SOR }}$ | Data out source current | 0.45 | - | 0.45 | 0.70 | - | 0.40 | - | mA | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}-0.7 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {SIIK }}$ | Data out sink current | 0.45 | - | 0.45 | 0.70 | - | 0.40 | - | mA | $\mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Logic input capacitance | - | 10 | - | - | 10 | - | 10 | pF | --- |  |

## AC Electrical Characteristics

(over recommended operating conditions $V_{D D}=5.0 \mathrm{~V}$ unless otherwise noted)

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | max | min | typ | max | min | max |  |  |
| $\mathrm{t}_{\text {SD }}$ | Set up time before $\overline{\mathrm{EE}}$ rises | 150 | - | 150 | - | - | 150 | - | ns | --- |
| $\mathrm{t}_{\text {wLe }}$ | Time width of $\overline{\mathrm{LE}}$ | 150 | - | 150 | - | - | 150 | - | ns | --- |
| $\mathrm{t}_{\mathrm{DO}}$ | Clock delay time to data out | - | 150 | - | - | 150 | - | 150 | ns | --- |
| $\mathrm{t}_{\text {wcL }}$ | Time width of CL | 150 | - | 150 | - | - | 150 | - | ns | --- |
| $\mathrm{t}_{\text {su }}$ | Set up time data to clock | 15 |  | 15 | 8.0 | - | 20 | - | ns | --- |
| $\mathrm{t}_{\mathrm{H}}$ | Hold time data from clock | 35 | - | 35 | - | - | 35 | - | ns | --- |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency | - | 5.0 | - | - | 5.0 | - | 5.0 | MHz | $50 \%$ duty cycle, $\mathrm{f}_{\text {DATA }}=\mathrm{f}_{\text {CLK }} / 2$ |
| $\mathrm{t}_{\mathrm{ON}}$ | Turn on time | - | 5.0 | - | - | 5.0 | - | 5.0 | $\mu \mathrm{s}$ | $V_{\text {SIG }}=V_{\text {PP }}-10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {OFF }}$ | Turn off time | - | 5.0 | - | - | 5.0 | - | 5.0 | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\text {PP }}-10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| dv/dt | Maximum $\mathrm{V}_{\text {SIG }}$ slew rate | - | 20 | - | - | 20 | - | 20 | V/ns | $\mathrm{V}_{\mathrm{PP}}=40 \mathrm{~V}, \mathrm{~V}_{\text {NN }}=-160 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $V_{P P}=100 \mathrm{~V}, \mathrm{~V}_{\text {NN }}=-100 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $V_{P P}=190 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-10 \mathrm{~V}$ |
| K | Off Isolation | -30 | - | -30 | -33 | - | -30 | - | dB | $\mathrm{f}=5.0 \mathrm{MHz}, 1.0 \mathrm{k} \Omega / / 15 \mathrm{pF}$ load |
|  |  | -58 | - | -58 | - | - | -58 | - | dB | $\mathrm{f}=5.0 \mathrm{MHz}, 50 \Omega$ load |
| $\mathrm{K}_{\mathrm{CR}}$ | Switch crosstalk | -60 | - | -60 | -70 | - | -60 | - | dB | $f=5.0 \mathrm{MHz}, 50 \Omega$ load |
| $I_{10}$ | Output switch isolation diode current | - | 300 | - | - | 300 | - | 300 | mA | 300 ns pulse width, 2.0\% duty cycle |
| $\mathrm{C}_{\text {GS(OFF) }}$ | Off capacitance switch to GND | 5.0 | 17 | 5.0 | 12 | 17 | 5.0 | 17 | pF | 0V, 1.0MHz |
| $\mathrm{C}_{\text {GS(ON) }}$ | On capacitance switch to GND | 25 | 50 | 25 | 38 | 50 | 25 | 50 | pF | 0V, 1.0MHz |
| $+\mathrm{V}_{\text {SPK }}$ | Output voltage spike | - | 150 | - | - | 150 | - | 150 | mV | $\mathrm{R}_{\text {LOAD }}=50 \Omega$ |
| $-V_{\text {SPK }}$ |  | - | 150 | - | - | 150 | - | 150 |  | $\mathrm{R}_{\text {LOAD }}=50 \Omega$ |

## Test Circuits



DC Offset ON/OFF


Isolation Diode Current

$\mathrm{T}_{\text {ON }} / T_{\text {off }}$ Test Circuit


Crosstalk


OFF Isolation


Output Voltage Spike

## Logic Timing Waveforms



Logic Truth Table

| Data Inputs |  |  |  |  |  | $\overline{\text { LE }}$ | CL | Switch States |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | D5 |  |  | Y0 | Y1 | Y2 | Y3 | Y4 | Y5 |
| L |  |  |  |  |  | L | L | SW0 |  |  |  |  |  |
| H |  |  |  |  |  | L | L | SW0 |  |  |  |  |  |
|  | L |  |  |  |  | L | L |  | $\overline{\mathrm{SW}} 1$ |  |  |  |  |
|  | H |  |  |  |  | L | L |  | SW1 |  |  |  |  |
|  |  | L |  |  |  | L | L |  |  | SW2 |  |  |  |
|  |  | H |  |  |  | L | L |  |  | SW2 |  |  |  |
|  |  |  | L |  |  | L | L |  |  |  | SW3 |  |  |
|  |  |  | H |  |  | L | L |  |  |  | SW3 |  |  |
|  |  |  |  | L |  | L | L |  |  |  |  | $\overline{\text { SW4 }}$ |  |
|  |  |  |  | H |  | L | L |  |  |  |  | SW4 |  |
|  |  |  |  |  | L | L | L |  |  |  |  |  | $\overline{\text { SW5 }}$ |
|  |  |  |  |  | H | L | L |  |  |  |  |  | SW5 |
| X | X | X | X | X | X | H | L | Hold Previous State |  |  |  |  |  |
| X | X | X | X | X | X | X | H | $\overline{\text { SW0 }}$ | $\overline{\text { SW1 }}$ | $\overline{\mathrm{SW}} 2$ | $\overline{\text { SW3 }}$ | $\overline{\text { SW4 }}$ | $\overline{\text { SW5 }}$ |

Pin Description

| Pin \# | Function |
| :---: | :---: |
| 1 | $\mathrm{~N} / \mathrm{C}$ |
| 2 | SW 0 |
| 3 | YO |
| 4 | $\mathrm{SW0}$ |
| 5 | $\mathrm{~N} / \mathrm{C}$ |
| 6 | SW 2 |
| 7 | Y 2 |
| 8 | $\overline{S W 2}$ |
| 9 | $\mathrm{~N} / \mathrm{C}$ |
| 10 | SW 4 |
| 11 | Y 4 |
| 12 | SW 4 |
| 13 | $\mathrm{~N} / \mathrm{C}$ |
| 14 | $\mathrm{~N} / \mathrm{C}$ |
| 15 | $\mathrm{~N} / \mathrm{C}$ |
| 16 | VNN |
| 17 | $\mathrm{~N} / \mathrm{C}$ |
| 18 | $\mathrm{~N} / \mathrm{C}$ |
| 19 | $\mathrm{~N} / \mathrm{C}$ |
| 20 | $\mathrm{~N} / \mathrm{C}$ |
| 21 | VPP |
| 22 | $\mathrm{~N} / \mathrm{C}$ |
| 23 | $\mathrm{~N} / \mathrm{C}$ |
| 24 | $\mathrm{~N} / \mathrm{C}$ |
|  |  |
|  |  |
| 10 |  |


| Pin \# | Function |
| :---: | :---: |
| 25 | $\overline{\text { SW5 }}$ |
| 26 | Y 5 |
| 27 | SW 5 |
| 28 | $\mathrm{~N} / \mathrm{C}$ |
| 29 | $\overline{\mathrm{SW}}$ |
| 30 | Y 3 |
| 31 | SW 3 |
| 32 | $\mathrm{~N} / \mathrm{C}$ |
| 33 | $\overline{\mathrm{SW} 1}$ |
| 34 | Y 1 |
| 35 | SW 1 |
| 36 | $\mathrm{~N} / \mathrm{C}$ |
| 37 | $\mathrm{RGND1}$ |
| 38 | $\mathrm{~N} / \mathrm{C}$ |
| 39 | DOUT |
| 40 | VDD |
| 41 | DIN |
| 42 | CLR |
| 43 | $\overline{\text { LE }}$ |
| 44 | CLK |
| 45 | GND |
| 46 | $\mathrm{~N} / \mathrm{C}$ |
| 47 | $\mathrm{~N} / \mathrm{C}$ |
| 48 | RGND2 |
|  |  |

## 48-Lead LQFP Package Outline (FG)

## $7.00 \times 7.00 \mathrm{~mm}$ body, 1.60 mm height (max), 0.50 mm pitch




View B


## Side View

## Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded marklidentifier; an embedded metal marker; or a printed indicator.

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e | L | L1 | L2 | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 1.40* | 0.05 | 1.35 | 0.17 | 8.80* | 6.80* | 8.80* | 6.80* | $\begin{aligned} & 0.50 \\ & \text { BSC } \end{aligned}$ | 0.45 | $\begin{aligned} & 1.00 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & \text { BSC } \end{aligned}$ | $0^{\circ}$ |
|  | NOM | - | - | 1.40 | 0.22 | 9.00 | 7.00 | 9.00 | 7.00 |  | 0.60 |  |  | $3.5{ }^{\circ}$ |
|  | MAX | 1.60 | 0.15 | 1.45 | 0.27 | 9.20* | 7.20* | 9.20* | 7.20* |  | 0.75 |  |  | $7^{\circ}$ |

JEDEC Registration MS-026, Variation BBC, Issue D, Jan. 2001.

* This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.
Supertex Doc. \#: DSPD-48LQFPFG Version, D041309.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^0]
## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Microchip:
HV209FG-M907 HV209FG HV209FG-G


[^0]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http//www.supertex.com.

