# PBSS5112PAP

120 V, 1 A PNP/PNP low VCEsat (BISS) transistor

**30 November 2012** 

**Product data sheet** 

## 1. Product profile

#### 1.1 General description

PNP/PNP low  $V_{CEsat}$  Breakthrough In Small Signal (BISS) transistor in a leadless medium power DFN2020-6 (SOT1118) Surface-Mounted Device (SMD) plastic package. NPN/PNP complement: PBSS4112PANP. NPN/NPN complement: PBSS4112PAN.

#### 1.2 Features and benefits

- Very low collector-emitter saturation voltage V<sub>CEsat</sub>
- High collector current capability I<sub>C</sub> and I<sub>CM</sub>
- High collector current gain h<sub>FE</sub> at high I<sub>C</sub>
- Reduced Printed-Circuit Board (PCB) requirements
- High energy efficiency due to less heat generation
- AEC-Q101 qualified

### 1.3 Applications

- Load switch
- Battery-driven devices
- Power management
- Charging circuits
- Power switches (e.g. motors, fans)

#### 1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Тур	Max	Unit		
Per transistor	Per transistor								
V <sub>CEO</sub>	collector-emitter voltage	open base		-	-	-120	V		
I <sub>C</sub>	collector current			-	-	-1	Α		
I <sub>CM</sub>	peak collector current	single pulse; t <sub>p</sub> ≤ 1 ms		-	-	-1.5	Α		
V <sub>EBO</sub>	emitter-base voltage	open collector		-	-	-7	V		
Per transistor	Per transistor								
R <sub>CEsat</sub>	collector-emitter saturation resistance	$I_C$ = -500 mA; $I_B$ = -50 mA; pulsed; $t_p \le 300$ μs; $\delta \le 0.02$ ; $T_{amb}$ = 25 °C		-	-	440	mΩ		





120 V, 1 A PNP/PNP low VCEsat (BISS) transistor

# **Pinning information**

Table 2. **Pinning information** 

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	E1	emitter TR1	6 5 4	C1 B2 E2
2	B1	base TR1		P.
3	C2	collector TR2	7 8	(TR1) TR2)
4	E2	emitter TR2		
5	B2	base TR2		E1 B1 C2
6	C1	collector TR1	Transparent top view  DFN2020-6 (SOT1118)	sym138
7	C1	collector TR1	DI 112020-0 (0011110)	
8	C2	collector TR2		

#### **Ordering information** 3.

Table 3. **Ordering information** 

Type number			
	Name	Description	Version
PBSS5112PAP	DFN2020-6	plastic thermal enhanced ultra thin small outline package; no leads; 6 terminals; body 2 x 2 x 0.65 mm	SOT1118

# Marking

Table 4. **Marking codes** 

Type number	Marking code
PBSS5112PAP	2S

#### **Limiting values 5**.

Table 5. **Limiting values** 

PBSS5112PAP

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions		Min	Max	Unit			
Per transistor	Per transistor								
V <sub>CBO</sub>	collector-base voltage	open emitter		-	-120	V			
V <sub>CEO</sub>	collector-emitter voltage	open base		-	-120	V			
V <sub>EBO</sub>	emitter-base voltage	open collector		-	-7	V			
I <sub>C</sub>	collector current			-	-1	Α			
I <sub>CM</sub>	peak collector current	single pulse; t <sub>p</sub> ≤ 1 ms		-	-1.5	Α			
I <sub>B</sub>	base current			-	-0.3	Α			

© NXP B.V. 2012. All rights reserved

Symbol	Parameter	Conditions	l l	Min	Max	Unit
I <sub>BM</sub>	peak base current	single pulse; t <sub>p</sub> ≤ 1 ms		-	-1	Α
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	[1]	-	370	mW
			[2]	-	570	mW
			[3]	-	530	mW
			[4]	-	700	mW
			[5]	-	450	mW
			[6]	-	760	mW
			[7]	-	700	mW
		[8]	-	1450	mW	
Per device						
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	[1]	-	510	mW
			[2]	-	780	mW
			[3]	-	730	mW
			[4]	-	960	mW
			[5]	-	620	mW
			[6]	-	1040	mW
			[7]	-	960	mW
			[8]	-	2000	mW
T <sub>j</sub>	junction temperature			-	150	°C
T <sub>amb</sub>	ambient temperature			-55	150	°C
T <sub>stg</sub>	storage temperature			-65	150	°C

- [1] Device mounted on an FR4 PCB, single-sided 35 µm copper strip line, tin-plated and standard footprint.
- Device mounted on an FR4 PCB, single-sided 35 μm copper strip line, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.
- [3] Device mounted on 4-layer PCB 35 µm copper strip line, tin-plated and standard footprint.
- [4] Device mounted on 4-layer PCB 35 µm copper strip line, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.
- [5] Device mounted on an FR4 PCB, single-sided 70 µm copper strip line, tin-plated and standard footprint.
- 6 Device mounted on an FR4 PCB, single-sided 70 μm copper strip line, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.
- [7] Device mounted on 4-layer PCB 70 µm copper strip line, tin-plated and standard footprint.
- [8] Device mounted on 4-layer PCB 70 μm copper strip line, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.

#### 120 V, 1 A PNP/PNP low VCEsat (BISS) transistor



- (1) 4-layer PCB 70 μm, mounting pad for collector 1 cm<sup>2</sup>
- (2) FR4 PCB 70 µm, mounting pad for collector 1 cm<sup>2</sup>
- (3) 4-layer PCB 70 µm, standard footprint
- (4) 4-layer PCB 35 μm, mounting pad for collector 1 cm<sup>2</sup>
- (5) FR4 PCB 35  $\mu m$ , mounting pad for collector 1 cm<sup>2</sup>
- (6) 4-layer PCB 35 µm, standard footprint
- (7) FR4 PCB 70 µm, standard footprint
- (8) FR4 PCB 35 µm, standard footprint

Fig. 1. Per transistor: power derating curves

#### 6. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit		
Per transisto	Per transistor								
R <sub>th(j-a)</sub>	thermal resistance	in free air	[1]	-	-	338	K/W		
	from junction to		[2]	-	-	219	K/W		
	ambient		[3]	-	-	236	K/W		
		[5	[4]	-	-	179	K/W		
			[5]	-	-	278	K/W		
			[6]	-	-	164	K/W		
			[7]	-	-	179	K/W		
			[8]	-	-	86	K/W		
R <sub>th(j-sp)</sub>	thermal resistance from junction to solder point			-	-	30	K/W		

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Per device			,				
R <sub>th(j-a)</sub>	thermal resistance	in free air	[1]	-	-	245	K/W
	from junction to ambient	[2]	-	-	160	K/W	
		ambient	[3]	-	-	171	K/W
		<u>[5</u>	[4]	-	-	130	K/W
			[5]	-	-	202	K/W
			[6]	-	-	120	K/W
			[7]	-	-	130	K/W
			[8]	-	-	63	K/W

- [1] Device mounted on an FR4 PCB, single-sided 35 µm copper strip line, tin-plated and standard footprint.
- [2] Device mounted on an FR4 PCB, single-sided 35 μm copper strip line, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.
- [3] Device mounted on 4-layer PCB 35 µm copper strip line, tin-plated and standard footprint.
- [4] Device mounted on 4-layer PCB 35 µm copper strip line, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.
- [5] Device mounted on an FR4 PCB, single-sided 70 µm copper strip line, tin-plated and standard footprint.
- [6] Device mounted on an FR4 PCB, single-sided 70 μm copper strip line, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.
- [7] Device mounted on 4-layer PCB 70 µm copper strip line, tin-plated and standard footprint.
- [8] Device mounted on 4-layer PCB 70 µm copper strip line, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.




Fig. 2. Per transistor: transient thermal impedance from junction to ambient as a function of pulse duration; typical values




Fig. 3. Per transistor: transient thermal impedance from junction to ambient as a function of pulse duration; typical values




Fig. 4. Per transistor: transient thermal impedance from junction to ambient as a function of pulse duration; typical values

#### 120 V, 1 A PNP/PNP low VCEsat (BISS) transistor





Fig. 5. Per transistor: transient thermal impedance from junction to ambient as a function of pulse duration; typical values



FR4 PCB 70 µm, standard footprint

Fig. 6. Per transistor: transient thermal impedance from junction to ambient as a function of pulse duration; typical values




Fig. 7. Per transistor: transient thermal impedance from junction to ambient as a function of pulse duration; typical values




Fig. 8. Per transistor: transient thermal impedance from junction to ambient as a function of pulse duration; typical values

#### 120 V, 1 A PNP/PNP low VCEsat (BISS) transistor




Fig. 9. Per transistor: transient thermal impedance from junction to ambient as a function of pulse duration; typical values

#### 7. Characteristics

Table 7. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per transist	tor		,			
I <sub>CBO</sub>	collector-base cut-off	V <sub>CB</sub> = -96 V; I <sub>E</sub> = 0 A; T <sub>amb</sub> = 25 °C	-	-	-100	nA
	current	V <sub>CB</sub> = -96 V; I <sub>E</sub> = 0 A; T <sub>j</sub> = 150 °C	-	-	-50	μA
I <sub>EBO</sub>	emitter-base cut-off current	$V_{EB} = -5 \text{ V}; I_{C} = 0 \text{ A}; T_{amb} = 25 \text{ °C}$	-	-	-100	nA
h <sub>FE</sub>	DC current gain	$V_{CE}$ = -2 V; $I_{C}$ = -100 mA; pulsed; $t_{p} \le 300 \text{ μs}$ ; $\delta \le 0.02$ ; $T_{amb}$ = 25 °C	190	305	-	
		$V_{CE}$ = -2 V; $I_{C}$ = -500 mA; pulsed; $t_{p} \le 300 \ \mu s; \ \delta \le 0.02 \ ; T_{amb}$ = 25 °C	50	85	-	
		$V_{CE}$ = -2 V; $I_{C}$ = -1 A; pulsed; $t_{p} \le 300 \ \mu s; \ \bar{o} \le 0.02 ; T_{amb}$ = 25 °C	15	25	-	
V <sub>CEsat</sub>	collector-emitter saturation voltage	$I_C$ = -500 mA; $I_B$ = -50 mA; pulsed; $t_p \le 300$ μs; $\delta \le 0.02$ ; $T_{amb}$ = 25 °C	-	-150	-220	mV
		$I_C$ = -1 A; $I_B$ = -100 mA; pulsed; $t_p \le 300 \ \mu s$ ; $\delta \le 0.02$ ; $T_{amb}$ = 25 °C	-	-335	-480	mV
R <sub>CEsat</sub>	collector-emitter saturation resistance	$I_C$ = -500 mA; $I_B$ = -50 mA; pulsed; $t_p \le 300$ μs; $\delta \le 0.02$ ; $T_{amb}$ = 25 °C	-	-	440	mΩ
$V_{BEsat}$	base-emitter saturation voltage	I <sub>C</sub> = -500 mA; I <sub>B</sub> = -50 mA; T <sub>amb</sub> = 25 °C	-	-	-1	V


PBSS5112PAP

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved

#### 120 V, 1 A PNP/PNP low VCEsat (BISS) transistor

Symbol	Parameter	Conditions	M	in	Тур	Max	Unit
		$I_C$ = -1 A; $I_B$ = -100 mA; pulsed; $t_p \le 300 \ \mu s$ ; δ ≤ 0.02 ; $T_{amb}$ = 25 °C	-		-	-1.1	V
$V_{BEon}$	base-emitter turn-on voltage	$V_{CE}$ = -2 V; $I_{C}$ = -0.5 A; pulsed; $t_{p} \le 300 \ \mu s; \ \delta \le 0.02 \ ; T_{amb}$ = 25 °C	-		-	-0.9	V
t <sub>d</sub>	delay time	V <sub>CC</sub> = -10 V; I <sub>C</sub> = -500 mA;	-		15	-	ns
t <sub>r</sub>	rise time	$I_{Bon} = -25 \text{ mA}; I_{Boff} = 25 \text{ mA};$	-		245	-	ns
t <sub>on</sub>	turn-on time	T <sub>amb</sub> = 25 °C	-		260	-	ns
ts	storage time		-		290	-	ns
t <sub>f</sub>	fall time		-		270	-	ns
t <sub>off</sub>	turn-off time		-		560	-	ns
f <sub>T</sub>	transition frequency	$V_{CE}$ = -10 V; $I_{C}$ = -50 mA; f = 100 MHz; $T_{amb}$ = 25 °C	5	0	100	-	MHz
C <sub>c</sub>	collector capacitance	V <sub>CB</sub> = -10 V; I <sub>E</sub> = 0 A; i <sub>e</sub> = 0 A; f = 1 MHz; T <sub>amb</sub> = 25 °C	-		9.5	13	pF



 $V_{CE} = -2 V$ 

(1)  $T_{amb}$  = 100 °C

(2)  $T_{amb} = 25 \, ^{\circ}C$ 

(3)  $T_{amb} = -55 \, ^{\circ}C$ 

Fig. 10. DC current gain as a function of collector current; typical values





Fig. 11. Collector current as a function of collectoremitter voltage; typical values




$$V_{CE} = -2 V$$

(1) 
$$T_{amb} = -55 \,^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = 100 \, ^{\circ}C$$

Fig. 12. Base-emitter voltage as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 20$$

(1) 
$$T_{amb} = -55 \, ^{\circ}C$$

(2) 
$$T_{amb}$$
 = 25 °C

(3) 
$$T_{amb} = 100 \, ^{\circ}C$$

Fig. 13. Base-emitter saturation voltage as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 20$$

(1) 
$$T_{amb} = 100 \, ^{\circ}C$$

(2) 
$$T_{amb}$$
 = 25 °C

$$(3) T_{amb} = -55 °C$$

Fig. 14. Collector-emitter saturation voltage as a function of collector current; typical values




(1) 
$$I_C/I_B = 100$$

(2) 
$$I_C/I_B = 50$$

(3) 
$$I_C/I_B = 10$$

Fig. 15. Collector-emitter saturation voltage as a function of collector current; typical values

#### 120 V, 1 A PNP/PNP low VCEsat (BISS) transistor




(1) 
$$T_{amb}$$
 = 100 °C

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = -55 \, ^{\circ}C$$

Fig. 16. Collector-emitter saturation resistance as a function of collector current; typical values



(1) 
$$I_C/I_B = 100$$

(2) 
$$I_C/I_B = 50$$


(3) 
$$I_C/I_B = 10$$

Fig. 17. Collector-emitter saturation resistance as a function of collector current; typical values

12/17

120 V, 1 A PNP/PNP low VCEsat (BISS) transistor

### 8. Test information




## 8.1 Quality information

Fig. 19. Test circuit for switching times


This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q101 - Stress test qualification for discrete semiconductors*, and is suitable for use in automotive applications.

120 V, 1 A PNP/PNP low VCEsat (BISS) transistor

# **Package outline**



# 10. Soldering



# 11. Revision history

Table 8. **Revision history** 

table of the following the fol							
Data sheet ID	Release date	Data sheet status	Change notice	Supersedes			
PBSS5112PAP v.1	20121130	Product data sheet	-	-			

PBSS5112PAP **Product data sheet 30 November 2012** 14 / 17

#### 120 V, 1 A PNP/PNP low VCEsat (BISS) transistor

## 12. Legal information

#### 12.1 Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 12.2 Definitions

**Preview** — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

PBSS5112PAP

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved

#### 120 V, 1 A PNP/PNP low VCEsat (BISS) transistor

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

 ${\bf HD}$   ${\bf Radio}$  and  ${\bf HD}$   ${\bf Radio}$  logo — are trademarks of iBiquity Digital Corporation.

### 120 V, 1 A PNP/PNP low VCEsat (BISS) transistor

# 13. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
1.4	Quick reference data	1
2	Pinning information	2
3	Ordering information	2
4	Marking	2
5	Limiting values	2
6	Thermal characteristics	4
7	Characteristics	9
8	Test information	13
8.1	Quality information	
9	Package outline	14
10	Soldering	14
11	Revision history	14
12	Legal information	15
12.1	Data sheet status	15
12.2	Definitions	15
12.3	Disclaimers	15
12.4	Trademarks	16

### © NXP B.V. 2012. All rights reserved

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 30 November 2012

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

PBSS5112PAP,115