# **PSMN063-150D**

# N-channel TrenchMOS SiliconMAX standard level FET

Rev. 04 — 17 December 2009

**Product data sheet** 

### 1. Product profile

### 1.1 General description

SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

#### 1.2 Features and benefits

- Higher operating power due to low thermal resistance
- Low conduction losses due to low on-state resistance
- Suitable for high frequency applications due to fast switching characteristics

### 1.3 Applications

■ DC-to-DC convertors

Switched-mode power supplies

### 1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{\text{DS}}$	drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}$	-	-	150	V
$I_D$	drain current	$T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V};$ see <u>Figure 1</u> and <u>3</u>	-	-	29	Α
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>	-	-	150	W
Static ch	Static characteristics					
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 10 \text{ V; } I_D = 15 \text{ A;}$ $T_j = 25 \text{ °C; see } \underline{\text{Figure 10}} \text{ and } \underline{11}$	-	60	63	mΩ



## 2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description		Simplified outline	Graphic symbol		
1	G	gate			_		
2	D	drain	<u>[1]</u>	mb	D		
3	S	source					
mb D	D	mounting base; connected to drain		1 3	mbb076 S		
				SOT428 (DPAK)			

<sup>[1]</sup> It is not possible to make a connection to pin 2.

### 3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PSMN063-150D	DPAK	plastic single-ended surface-mounted package (DPAK); 3 leads (one lead cropped)	SOT428

## 4. Limiting values


Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage	$T_j \ge 25 ^{\circ}\text{C}; T_j \le 175 ^{\circ}\text{C}$	-	150	V
$V_{DGR}$	drain-gate voltage	$T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}; R_{GS} = 20 \text{ k}\Omega$	-	150	V
$V_{GS}$	gate-source voltage		-20	20	V
I <sub>D</sub>	drain current	$V_{GS} = 10 \text{ V}$ ; $T_{mb} = 100 ^{\circ}\text{C}$ ; see Figure 1 and 3	-	20	Α
		$V_{GS} = 10 \text{ V}$ ; $T_{mb} = 25 \text{ °C}$ ; see <u>Figure 1</u> and <u>3</u>	-	29	Α
I <sub>DM</sub>	peak drain current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{mb} = 25 \ ^{\circ}C$ ; see <u>Figure 3</u>	-	116	Α
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>	-	150	W
T <sub>stg</sub>	storage temperature		-55	175	°C
Tj	junction temperature		-55	175	°C
Source-dr	ain diode				
I <sub>S</sub>	source current	T <sub>mb</sub> = 25 °C	-	29	Α
I <sub>SM</sub>	peak source current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{mb} = 25 \ ^{\circ}C$	-	116	Α
Avalanche	ruggedness				
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$V_{GS}$ = 10 V; $T_{j(init)}$ = 25 °C; $I_D$ = 26 A; $V_{sup}$ ≤ 25 V; $t_p$ = 0.2 ms; unclamped; $R_{GS}$ = 50 $\Omega$	-	502	mJ
I <sub>AS</sub>	non-repetitive avalanche current	$V_{sup} \le 25 \text{ V}; V_{GS} = 10 \text{ V}; T_{j(init)} = 25 \text{ °C};$ $R_{GS} = 50 \Omega; \text{ unclamped}$	-	29	Α


3 of 12

### N-channel TrenchMOS SiliconMAX standard level FET




Normalized continuous drain current as a function of mounting base temperature

**Product data sheet** 



Normalized total power dissipation as a Fig 2. function of mounting base temperature




 $T_{mb} = 25$ °C;  $I_{DM}$  is single pulse

Safe operating area; continuous and peak drain currents as a function of drain-source voltage Fig 3.

### 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see <u>Figure 4</u>	-	-	1	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient	vertical in still air	-	50	-	K/W




5 of 12

### N-channel TrenchMOS SiliconMAX standard level FET

### 6. Characteristics

Table 6. Characteristics

Table 0.	Onaracteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
		$I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 ^{\circ}C$	133	-	-	V
	breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 °C$	150	-	-	V
V <sub>GS(th)</sub>	gate-source threshold	$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$ ; $T_j = 175 \text{ °C}$ ; see Figure 9	1	-	-	V
	voltage	$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$ ; $T_j = -55 \text{ °C}$ ; see Figure 9	-	-	6	V
		$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$ ; $T_j = 25 \text{ °C}$ ; see Figure 9	2	3	4	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 150 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$	-	0.05	10	μΑ
		V <sub>DS</sub> = 150 V; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 175 °C	-	-	500	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{GS} = 10 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.02	100	nA
		$V_{GS} = -10 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.02	100	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 15 \text{ A}; T_j = 175 ^{\circ}\text{C};$ see Figure 10 and 11	-	-	176	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 15 \text{ A}; T_j = 25 ^{\circ}\text{C};$ see Figure 10 and 11	-	60	63	mΩ
Dynamic	characteristics					
Q <sub>G(tot)</sub>	total gate charge	$I_D = 30 \text{ A}$ ; $V_{DS} = 120 \text{ V}$ ; $V_{GS} = 10 \text{ V}$ ; $T_j = 25 \text{ °C}$ ; see Figure 12	-	55	-	nC
$Q_{GS}$	gate-source charge	$I_D = 30 \text{ A}$ ; $V_{DS} = 120 \text{ V}$ ; $V_{GS} = 120 \text{ V}$ ; $T_j = 25 \text{ °C}$ ; see Figure 12	-	10	-	nC
$Q_{GD}$	gate-drain charge	$I_D = 30 \text{ A}$ ; $V_{DS} = 120 \text{ V}$ ; $V_{GS} = 10 \text{ V}$ ; $T_j = 25 \text{ °C}$ ; see Figure 12	-	20	27	nC
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}; T_j = 25 °C;$	-	2390	-	pF
C <sub>oss</sub>	output capacitance	see Figure 13	-	240	-	pF
C <sub>rss</sub>	reverse transfer capacitance		-	98	-	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 75 \text{ V}; R_L = 2.7 \Omega; V_{GS} = 10 \text{ V};$	-	14	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 5.6 \Omega; T_j = 25 °C$	-	50	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	48	-	ns
t <sub>f</sub>	fall time		-	38	-	ns
Source-d	rain diode					
V <sub>SD</sub>	source-drain voltage	$I_S = 25 \text{ A}$ ; $V_{GS} = 0 \text{ V}$ ; $T_j = 25 \text{ °C}$ ; see Figure 14	-	0.9	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_S = 20 \text{ A}$ ; $dI_S/dt = -100 \text{ A/µs}$ ; $V_{GS} = 0 \text{ V}$ ;	-	105	-	ns
Q <sub>r</sub>	recovered charge	$V_{DS} = 25 \text{ V}; T_i = 25 \text{ °C}$		0.55	_	μC



 $T_j = 25$  °C; $V_{DS} = 5V$ 

Fig 5. Sub-threshold drain current as a function of gate-source voltage






Fig 6. Output characteristics: drain current as a function of drain-source voltage; typical values




 $T_i = 25$ °C and 175°C;  $V_{DS} > I_D \times R_{DSon}$ 

Fig 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values




 $T_i = 25$ °C; $V_{DS} > I_D \times R_{DSon}$ 

Fig 8. Forward transconductance as a function of drain current; typical values




 $I_D = 1 \, mA; V_{DS} = V_{GS}$ 

Fig 9. Gate-source threshold voltage as a function of junction temperature




 $T_i = 25^{\circ}C$ 

Fig 10. Drain-source on-state resistance as a function of drain current; typical values



 $a = \frac{R_{DSon}}{R_{DSon(2.5^{\circ}C)}}$ 

Fig 11. Normalized drain-source on-state resistance factor as a function of junction temperature



$$I_D = 30A; V_{Ds} = 30V \text{ and } 120V$$

Fig 12. Gate-source voltage as a function of gate charge; typical values

PSMN063-150D\_4




Fig 13. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values




Fig 14. Source current as a function of source-drain voltage; typical values

### 7. Package outline




Fig 15. Package outline SOT428 (DPAK)

PSMN063-150D\_4

10 of 12

### N-channel TrenchMOS SiliconMAX standard level FET

### **Revision history**

#### Table 7. **Revision history**

**Product data sheet** 

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PSMN063-150D_4	20091217	Product data sheet	-	PSMN063_150D-03
Modifications:		of this data sheet has been of NXP Semiconductors.	en redesigned to compl	y with the new identity
	<ul> <li>Legal texts</li> </ul>	have been adapted to the	new company name w	here appropriate.
PSMN063_150D-03 (9397 750 08594)	20011031	Product data	-	PSMN063-150D_2
PSMN063-150D_2	19990801	Product specification	-	PSMN063-150D_1
PSMN063-150D_1	19990201	Objective specification	-	-

### 9. Legal information

### 9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URLhttp://www.nxp.com.

#### 9.2 Definitions

Draft— The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet— A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 Disclaimers

**General**— Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes— NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use— NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications**— Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data**— The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values— Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale— NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published athttp://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license**— Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control**— This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS— is a trademark of NXP B.V.

### 10. Contact information

For more information, please visit:http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 11. Contents

1	Product profile
1.1	General description
1.2	Features and benefits
1.3	Applications
1.4	Quick reference data
2	Pinning information
3	Ordering information
4	Limiting values
5	Thermal characteristics4
6	Characteristics
7	Package outline
8	Revision history10
9	Legal information11
9.1	Data sheet status
9.2	Definitions11
9.3	Disclaimers
9.4	Trademarks11
10	Contact information

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





© NXP B.V. 2009. All rights reserved.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

PSMN063-150D,118