PowerPhase, Dual N-Channel SO8FL

30 V, High Side 20 A / Low Side 26 A

Features

- Co-Packaged Power Stage Solution to Minimize Board Space
- Minimized Parasitic Inductances
- Optimized Devices to Reduce Power Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- DC-DC Converters
- System Voltage Rails
- Point of Load




Figure 1. Typical Application Circuit





Figure 2. Typical Efficiency Performance POWERPHASEGEVB Evaluation Board




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
Q1 Top FET	5.4 mΩ @ 10 V	20.4
30 V	8.1 mΩ @ 4.5 V	20 A
Q2 Bottom	3.1 mΩ @ 10 V	26 A
FET 30 V	4.3 mΩ @ 4.5 V	26 A



PIN CONNECTIONS





DFN8 CASE 506CR



MARKING

4C87N = Specific Device Code A = Assembly Location

Y = Year

W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering and shipping information on page 10 of this data sheet.

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

Parameter		Symbol	Value	Unit		
Drain-to-Source Voltage	Q1	V _{DSS}	30	V		
Drain-to-Source Voltage	Q2					
Gate-to-Source Voltage	Q1	V_{GS}	±20	V		
Gate-to-Source Voltage			Q2			
Continuous Drain Current R _{0JA} (Note 1)		T _A = 25°C	Q1	I _D	15.4	
		T _A = 85°C	1		11.1	1 ,
		T _A = 25°C	Q2		19.5	A
		T _A = 85°C			14.1	
Power Dissipation		T _A = 25°C	Q1	P _D	1.89	W
RθJA (Note 1)			Q2			
Continuous Drain Current $R_{\theta JA} \le 10 \text{ s (Note 1)}$		T _A = 25°C	Q1	I _D	21.0	
		T _A = 85°C			15.1	А
	Steady	$T_A = 25^{\circ}C$	Q2		26.6	
	State	$T_A = 85^{\circ}C$			19.2	
Power Dissipation $R_{\theta JA} \le 10 \text{ s (Note 1)}$		$T_A = 25^{\circ}C$	Q1	P_{D}	3.51	W
$N_{\theta}JA \leq 10.8$ (Note 1)			Q2			
Continuous Drain Current $R_{\theta JA}$ (Note 2)		$T_A = 25^{\circ}C$	Q1	I_{D}	11.7	
N _{HJA} (Note 2)		$T_A = 85^{\circ}C$			8.5	A
		T _A = 25°C	Q2		14.9	^
		$T_A = 85^{\circ}C$			10.7	
Power Dissipation R _{0.JA} (Note 2)		T _A = 25 °C	Q1	P _D	1.10	W
N _{HJA} (Note 2)			Q2			
Pulsed Drain Current		$T_A = 25^{\circ}C$ $t_p = 10 \mu s$	Q1	I _{DM}	160	Α
		τρ – 10 μ3	Q2		260	
Operating Junction and Storage Temperature			Q1	T_J , T_{STG}	-55 to +150	°C
	Q2					
Source Current (Body Diode)	Q1	I _S	10	Α		
	Q2		10			
Drain to Source DV/DT		dV/dt	6	V/ns		
Single Pulse Drain–to–Source Avalanche Energy (T V_{DD} = 50 V, V_{GS} = 10 V, L = 0.1 mH, R_{G} = 25 Ω)	Q1	EAS	20	mJ		
$I_{L} = 30 \text{ A}_{pk}$				EAS	45	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)				TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface—mounted on FR4 board using 1 sq—in pad, 2 oz Cu.

2. Surface—mounted on FR4 board using the minimum recommended pad size of 100 mm².

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	66.0	
Junction-to-Ambient - Steady State (Note 4)	$R_{\theta JA}$	113.7	°C/W
Junction–to–Ambient – (t ≤ 10 s) (Note 3)	$R_{\theta JA}$	35.6	

- 3. Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu.
- 4. Surface–mounted on FR4 board using the minimum recommended pad size of 100 mm².

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	FET	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•			-	-	-	-
Drain-to-Source Break-	Q1	,,	$V_{GS} = 0 \text{ V, I}_{D} = 250 \mu\text{A}$		30			V
down Voltage	Q2	V _{(BR)DSS}			30			
Drain-to-Source Break-	Q1	V _{(BR)DSS}				15.8		mV /
down Voltage Temperature Coefficient	Q2	/T _J				15.3		°C
Zero Gate Voltage Drain	Q1	I _{DSS}	$V_{GS} = 0 V$	T _J = 25°C			1	
Current			$V_{DS} = 24 \text{ V}$	T _J = 125°C			10	μA
	Q2		$V_{GS} = 0 \text{ V},$ $V_{DS} = 24 \text{ V}$	T _J = 25°C			1	, pu
Gate-to-Source Leakage	Q1	I_{GSS}	$V_{GS} = 0 V, V$	VDS = ±20 V			100	A
Current		1				100	nA	
ON CHARACTERISTICS (Not	e 5)							
Gate Threshold Voltage	Q1	V _{GS(TH)}	$V_{GS(TH)}$ $V_{GS} = VDS$, $I_D = 250 \mu A$		1.3		2.2	- v
	Q2				1.3		2.2	
Negative Threshold Temperature Coefficient	Q1	V _{GS(TH)} / T _J				5.0		mV /
ature Coemcient	Q2	IJ				5.1		°C
Drain-to-Source On Resistance	Q1	R _{DS(on)}	$V_{GS} = 10 \text{ V}$	I _D = 30 A		4.3	5.4	
ance			$V_{GS} = 4.5 \text{ V}$	I _D = 18 A		6.5	8.1	
	Q2		$V_{GS} = 10 \text{ V}$	I _D = 30 A		2.5	3.1	mΩ
			$V_{GS} = 4.5 \text{ V}$ $I_D = 30 \text{ A}$			3.4	4.3	
CAPACITANCES								
Input Capacitance	Q1	C _{ISS}				1252		
input Capacitance	Q2	UISS				1939		
Output Capacitance	Q1	C _{OSS} V _{GS} = 0 V, f = 1 MHz, V _{DS} = 15 V		MHz Vpc = 15 V		610		pF
Опри Сараспансе	Q2 Coss V _{GS} = 0 V, 1 = 1 IVITIZ, V _{DS} = 15 V			1055		þi		
Reverse Capacitance	Q1	C _{RSS}	1			129		
Novorso Oapaollarios	Q2	CKSS				49		1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	FET	Symbol	Test Condition		Min	Тур	Max	Unit
CHARGES, CAPACITANCES	& GATE	RESISTANC	E		•	•		
T. 10 . 0	Q1					10.9		
Total Gate Charge	Q2	$Q_{G(TOT)}$				13.8		
Three-chieff Code Observe	Q1	_				1.2		
Threshold Gate Charge	Q2	Q _{G(TH)}	V 45.V.V	45.77.1 00.4		2.0		
Cata ta Causa Chassa	Q1	0	$V_{GS} = 4.5 \text{ V}, V_{DS}$	$= 15 \text{ V}; I_D = 30 \text{ A}$		3.4		nC
Gate-to-Source Charge	Q2	Q_GS				5.5		
Cata to Drain Charge	Q1	0				5.4		
Gate-to-Drain Charge	Q2	Q_GD				3.6		
Total Cata Charms	Q1	0	V 40.V.V	45.1/-1 20.4		22.2		0
Total Gate Charge	Q2	$Q_{G(TOT)}$	$V_{GS} = 10 \text{ V}, V_{DS}$	= 15 V; I _D = 30 A		30.3		nC
Cata Basistanas	Q1	R_{G}	т	25.00		1.0		0
Gate Resistance	Q2		T _A =	25°C		1.0		Ω
SWITCHING CHARACTERIS	TICS (No	te 6)						
Turn On Dolov Time	Q1					8.9		
Turn-On Delay Time	Q2	t _{d(ON)}				10.6		
Rise Time	Q1	4				21.2		
Rise Time	Q2	t _r	$V_{GS} = 4.5 \text{ V},$	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V},$		4.6		
Turn Off Dolov Time	Q1	4	I _D = 15 A, I	$R_G = 3.0 \Omega$		15.3		ns
Turn-Off Delay Time	Q2	t _{d(OFF)}				21		
Fall Time	Q1	+				4.4		
rali Tillie	Q2	t _f				4.9		
SWITCHING CHARACTERIS	TICS (No	te 6)						
Turn-On Delay Time	Q1	+				6.7		
Turn-On Delay Time	Q2	t _{d(ON)}				8.1		
Rise Time	Q1	+				19.5		
Kise Time	Q2	- t _r	V _{GS} = 10 V,	V _{DS} = 15 V,		15		ns
Turn-Off Delay Time	Q1	t	$I_{D} = 15 \text{ A}, I$	$R_G = 3.0 \Omega$		20.1		113
Turn-On Delay Time	Q2	t _{d(OFF)}				26.2		
Fall Time Q1	+.				2.8			
rali fillie	Q2	t _f				3.1		
DRAIN-SOURCE DIODE CHA	ARACTE	RISTICS						
	Q1		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$T_J = 25^{\circ}C$		0.82		
Forward Voltage	١٧١	V		T _J = 125°C		1.15		V
i oi waiu voilage	02	V_{SD}		T _J = 25°C		0.8		, v
Q2		I _S = 10 A	T _J = 125°C		1.10			


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$. 6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	FET	Symbol	Test Condition	Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHA	RACTE	RISTICS					
Boyoroo Boooyory Timo	Q1			29.1			
Reverse Recovery Time	Q2	чRR	ta ta		40.2		- ns
Chargo Timo	Q1	to			14.2		
Charge Time	Q2	та			19.5		
Discharge Time	Q1	4h	$V_{GS} = 0 \text{ V}, d_{IS}/d_t = 100 \text{ A/}\mu\text{s}, I_S = 30 \text{ A}$		14.6		
Discharge Time	Q2	tb			20.6		
Dayoraa Dagayary Charga	Q1					21	
Reverse Recovery Charge	Q2	Q_{RR}			39		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$. 6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS - Q1






Figure 5. On-Resistance vs. Gate-to-Source Voltage




Figure 7. On-Resistance Variation with **Temperature**

Figure 8. Capacitance Variation

Figure 6. On-Resistance vs. Drain Current and **Gate Voltage**

3.5 4.0 4.5 5.0 5.5

TYPICAL CHARACTERISTICS - Q1




Figure 9. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Resistive Switching Time Variation vs. Gate Resistance

Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Thermal Characteristics

TYPICAL CHARACTERISTICS - Q2




Figure 14. On-Region Characteristics




Figure 15. Transfer Characteristics




Figure 16. On-Resistance vs. V_{GS}




Figure 17. On-Resistance vs. Drain Current and Gate Voltage




Figure 18. On–Resistance Variation with Temperature




Figure 19. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS - Q2




Figure 20. Capacitance Variation

Figure 21. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

12

14




Figure 22. Diode Forward Voltage vs. Current

TYPICAL CHARACTERISTICS - Q2




Figure 23. Resistive Switching Time Variation vs. Gate Resistance

Figure 24. Maximum Rated Forward Biased Safe Operating Area




Figure 25. Thermal Characteristics

ORDERING INFORMATION


Device	Package	Shipping [†]
NTMFD4C87NT1G	DFN8 (Pb-Free)	1500 / Tape & Reel
NTMFD4C87NT3G	DFN8 (Pb-Free)	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DFN8 5x6, 1.27P PowerPhase FET

CASE 506CR ISSUE C



^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding t

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050

N. American Technical Support: 800-282-9855 Toll Free

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

NTMFD4C87NT3G NTMFD4C87NT1G