

# NVMFD5485NL

## Power MOSFET

60 V, 44 mΩ, 20 A, Dual N-Channel

### Features

- Small Footprint (5x6 mm) for Compact Designs
- Low  $R_{DS(on)}$  to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- 175°C Operating Temperature
- NVMFD5485NLWF – Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- This is a Pb-Free Device

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

| Parameter   | Symbol   | Value                     | Unit             |   |
|---|--|---------------------------|------------------|---|
| Drain-to-Source Voltage   | $V_{DSS}$                                      | 60                        | V                |   |
| Gate-to-Source Voltage  | $V_{GS}$                                       | $\pm 20$                  | V                |   |
| Continuous Drain Current $R_{\theta JC}$ (Notes 1, 2, 4)  | Steady State                                   | $T_C = 25^\circ\text{C}$  | $I_D$ 19.5       | A |
|   |  | $T_C = 100^\circ\text{C}$ | 13.8             |   |
| Power Dissipation $R_{\theta JC}$ (Notes 1, 2)  | Steady State                                   | $T_C = 25^\circ\text{C}$  | $P_D$ 38.5       | W |
|   |  | $T_C = 100^\circ\text{C}$ | 19.2             |   |
| Continuous Drain Current $R_{\theta JA}$ (Notes 1, 3 & 4)   | Steady State                                   | $T_A = 25^\circ\text{C}$  | $I_D$ 5.3        | A |
|   |  | $T_A = 100^\circ\text{C}$ | 3.8              |   |
| Power Dissipation $R_{\theta JA}$ (Notes 1 & 3)   | Steady State                                   | $T_A = 25^\circ\text{C}$  | $P_D$ 2.9        | W |
|   |  | $T_A = 100^\circ\text{C}$ | 1.4              |   |
| Pulsed Drain Current  | $T_A = 25^\circ\text{C}, t_p = 10 \mu\text{s}$ | $I_{DM}$ 113              | A                |   |
| Operating Junction and Storage Temperature  | $T_J, T_{stg}$                                 | -55 to 175                | $^\circ\text{C}$ |   |
| Source Current (Body Diode)   | $I_S$  | 37                        | A                |   |
| Single Pulse Drain-to-Source Avalanche Energy ( $T_J = 25^\circ\text{C}, V_{DD} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_{L(pk)} = 25 \text{ A}, L = 0.1 \text{ mH}, R_G = 25 \Omega$ ) | $E_{AS}$                                       | 31                        | mJ               |   |
| Lead Temperature for Soldering Purposes (1/8" from case for 10 s)   | $T_L$  | 260                       | $^\circ\text{C}$ |   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

| Parameter                                   | Symbol          | Value | Unit                      |
|---|-----------------|-------|---------------------------|
| Junction-to-Case – Steady State (Note 2)    | $R_{\theta JC}$ | 3.9   | $^\circ\text{C}/\text{W}$ |
| Junction-to-Ambient – Steady State (Note 3) | $R_{\theta JA}$ | 52    |                           |

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
2. Surface-mounted to an ideal (infinite) heat sink.
3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
4. Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.




ON Semiconductor®

[www.onsemi.com](http://www.onsemi.com)


| $V_{(BR)DSS}$ | $R_{DS(on)}$ MAX | $I_D$ MAX |
|---------------|------------------|-----------|
| 60 V          | 44 mΩ @ 10 V     | 20 A      |
|               | 60 mΩ @ 4.5 V    |           |

### Dual N-Channel



DFN8 5x6  
(SO8FL)  
CASE 506BT

### MARKING DIAGRAM



XXXXXX = 5485NL  
(NVMFD5485NL) or  
5485LW  
(NVMFD5485NLWF)  
A = Assembly Location  
Y = Year  
W = Work Week  
ZZ = Lot Traceability

### ORDERING INFORMATION

| Device           | Package           | Shipping†            |
|------------------|-------------------|----------------------|
| NVMFD5485NLT1G   | DFN8<br>(Pb-Free) | 1500/<br>Tape & Reel |
| NVMFD5485NLT3G   | DFN8<br>(Pb-Free) | 5000/<br>Tape & Reel |
| NVMFD5485NLWFT1G | DFN8<br>(Pb-Free) | 1500/<br>Tape & Reel |
| NVMFD5485NLWFT3G | DFN8<br>(Pb-Free) | 5000/<br>Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NVMFD5485NL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise specified)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|-----------|--------|----------------|-----|-----|-----|------|
|-----------|--------|----------------|-----|-----|-----|------|

### OFF CHARACTERISTICS

|   |                                      |  |    |    |      |       |
|---|--------------------------------------|--|----|----|------|-------|
| Drain-to-Source Breakdown Voltage                         | V <sub>(BR)DSS</sub>                 | V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA   | 60 |    |      | V     |
| Drain-to-Source Breakdown Voltage Temperature Coefficient | V <sub>(BR)DSS</sub> /T <sub>J</sub> | Reference to 25°C<br>I <sub>D</sub> = 250 μA     |    | 67 |      | mV/°C |
| Zero Gate Voltage Drain Current                           | I <sub>DSS</sub>                     | V <sub>GS</sub> = 0 V,<br>V <sub>DS</sub> = 60 V |    |    | 1.0  | μA    |
|   |                                      |  |    |    | 10   |       |
| Gate-to-Source Leakage Current                            | I <sub>GSS</sub>                     | V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V   |    |    | ±100 | nA    |

### ON CHARACTERISTICS (Note 5)

|                                   |                                     |   |     |       |     |       |
|-----------------------------------|-------------------------------------|---|-----|-------|-----|-------|
| Gate Threshold Voltage            | V <sub>GS(TH)</sub>                 | V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA | 1.5 |       | 2.5 | V     |
| Threshold Temperature Coefficient | V <sub>GS(TH)</sub> /T <sub>J</sub> | Reference to 25°C<br>I <sub>D</sub> = 250 μA                |     | -4.86 |     | mV/°C |
| Drain-to-Source On Resistance     | R <sub>DS(on)</sub>                 | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A               |     | 33    | 44  | mΩ    |
|                                   |                                     | V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10 A              |     | 42    | 60  |       |

### CHARGES AND CAPACITANCES

|                              |                     |   |  |      |  |    |
|------------------------------|---------------------|---|--|------|--|----|
| Input Capacitance            | C <sub>iss</sub>    | V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 25 V                |  | 560  |  | pF |
| Output Capacitance           | C <sub>oss</sub>    |   |  | 126  |  |    |
| Reverse Transfer Capacitance | C <sub>rss</sub>    |   |  | 58   |  |    |
| Total Gate Charge            | Q <sub>G(TOT)</sub> | V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 48 V,<br>I <sub>D</sub> = 10 A  |  | 20   |  | nC |
| Threshold Gate Charge        | Q <sub>G(TH)</sub>  |   |  | 0.52 |  |    |
| Gate-to-Source Charge        | Q <sub>GS</sub>     |   |  | 1.9  |  |    |
| Gate-to-Drain Charge         | Q <sub>GD</sub>     |   |  | 7.9  |  |    |
| Total Gate Charge            | Q <sub>G(TOT)</sub> | V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 48 V,<br>I <sub>D</sub> = 10 A |  | 11.5 |  | nC |

### SWITCHING CHARACTERISTICS (Note 6)

|                     |                     |   |  |      |  |    |
|---------------------|---------------------|---|--|------|--|----|
| Turn-On Delay Time  | t <sub>d(on)</sub>  | V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 48 V,<br>I <sub>D</sub> = 10 A, R <sub>G</sub> = 2.5 Ω |  | 9.5  |  | ns |
| Rise Time           | t <sub>r</sub>      |   |  | 26.6 |  |    |
| Turn-Off Delay Time | t <sub>d(off)</sub> |   |  | 27.8 |  |    |
| Fall Time           | t <sub>f</sub>      |   |  | 23.7 |  |    |

### DRAIN-SOURCE DIODE CHARACTERISTICS

|                         |                 |   |                        |      |     |    |
|-------------------------|-----------------|---|------------------------|------|-----|----|
| Forward Diode Voltage   | V <sub>SD</sub> | V <sub>GS</sub> = 0 V,<br>I <sub>S</sub> = 15 A                                 | T <sub>J</sub> = 25°C  | 0.93 | 1.2 | V  |
|                         |                 |   | T <sub>J</sub> = 125°C | 0.83 |     |    |
| Reverse Recovery Time   | t <sub>RR</sub> | V <sub>GS</sub> = 0 V, dI <sub>S</sub> /dt = 100 A/μs,<br>I <sub>S</sub> = 10 A |                        | 28.9 |     | ns |
| Charge Time             | t <sub>a</sub>  |   |                        | 23.2 |     |    |
| Discharge Time          | t <sub>b</sub>  |   |                        | 5.6  |     |    |
| Reverse Recovery Charge | Q <sub>RR</sub> |   |                        | 35.5 |     |    |

### PACKAGE PARASITIC VALUES

|                   |                |                       |  |       |  |    |
|-------------------|----------------|-----------------------|--|-------|--|----|
| Source Inductance | L <sub>S</sub> | T <sub>A</sub> = 25°C |  | 0.93  |  | nH |
| Drain Inductance  | L <sub>D</sub> |                       |  | 0.005 |  |    |
| Gate Inductance   | L <sub>G</sub> |                       |  | 1.84  |  |    |
| Gate Resistance   | R <sub>G</sub> |                       |  | 12    |  |    |

5. Pulse Test: pulse width = 300 μs, duty cycle ≤ 2%.

6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs.  $V_{GS}$




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

# NVMFD5485NL

## TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

# NVMFD5485NL

## TYPICAL CHARACTERISTICS




Figure 12. Thermal Response



# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ON Semiconductor:](#)

[NVMFD5485NLWFT1G](#) [NVMFD5485NLT3G](#) [NVMFD5485NLT1G](#) [NVMFD5485NLWFT3G](#)