

# STL12N65M5

Datasheet – production data

### N-channel 650 V, 0.475 Ω typ., 8.5 A MDmesh<sup>™</sup> V Power MOSFET in a PowerFLAT<sup>™</sup> 5x6 HV package





Figure 1. Internal schematic diagram



### Features

Order code	V <sub>DSS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STL12N65M5	710 V	0.530 Ω	8.5 A

- Outstanding R<sub>DS(on)</sub>\*area
- Extremely large avalanche performance
- Gate charge minimized
- Very low intrinsic capacitance
- 100% avalanche tested

### Applications

• Switching applications

### Description

This device is an N-channel MDmesh<sup>™</sup> V Power MOSFET based on an innovative proprietary vertical process technology, which is combined with STMicroelectronics' well-known PowerMESH<sup>™</sup> horizontal layout structure. The resulting product has extremely low onresistance, which is unmatched among siliconbased Power MOSFETs, making it especially suitable for applications which require superior power density and outstanding efficiency.

Table 1	Device	summary
	Device	Summary

Order code	Marking	Package	Packaging
STL12N65M5	12N65M5	PowerFLAT™ HV	Tape and reel

This is information on a product in full production.

## Contents

1	Electrical ratings 3
2	Electrical characteristics 4
	2.1 Electrical characteristics (curves)
3	Test circuits
4	Package mechanical data 10
5	Packaging mechanical data 14
6	Revision history





1

Table 2. Absolute maximum ratings						
Symbol	Parameter	Value	Unit			
V <sub>DS</sub>	Drain-source voltage	650	V			
V <sub>GS</sub>	Gate-source voltage	± 25	V			
$I_{D}^{(1)}$	Drain current (continuous) at T <sub>C</sub> = 25 °C	8.5	А			
$I_{D}^{(1)}$	Drain current (continuous) at T <sub>C</sub> = 100 °C	4	А			
I <sub>DM</sub> <sup>(1),(2)</sup>	Drain current (pulsed)	34	А			
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at $T_{C}$ = 25 °C	48	W			
I <sub>AR</sub>	Avalanche current, repetitive or not- repetitive (pulse width limited by T <sub>j</sub> max)	1.9	A			
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 50 \text{ V}$ )	130	mJ			
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15	V/ns			
T <sub>stg</sub>	Storage temperature	55 to 150	°C			
Тj	Max. operating junction temperature	- 55 to 150	°C			

### Table 2. Absolute maximum ratings

1. Limited by maximum junction temperature

**Electrical ratings** 

2. Pulse width limited by safe operating area.

3.  $I_{SD} \leq 8.5 \text{ A}, \text{ di/dt} \leq 400 \text{ A}/\mu\text{s}, \text{ V}_{\text{Peak}} \leq \text{V}_{(BR)DSS}, \text{ V}_{DD} = 400 \text{ V}.$ 

### Table 3. Thermal data

Symbol Parameter		Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	2.6	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb max	59	°C/W

1. When mounted on 1inch<sup>2</sup> FR-4 board, 2 oz Cu.



#### **Electrical characteristics** 2

(T<sub>C</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage (V <sub>GS</sub> = 0)	I <sub>D</sub> = 1 mA	650			v
	Zero gate voltage	V <sub>DS</sub> = 650 V			1	μA
DSS	$I_{DSS}$ drain current ( $V_{GS} = 0$ )	V <sub>DS</sub> = 650 V, T <sub>C</sub> =125 °C			100	μA
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 25 V			± 100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.25 A		0.475	0.530	Ω

### Table 4. On /off states

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
C <sub>iss</sub>	Input capacitance		-	644	-	pF		
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	18	-	pF		
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> = 0	-	2.5	-	pF		
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 520 V, V <sub>GS</sub> = 0	-	55	-	pF		
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>DS</sub> = 0 10 520 V, V <sub>GS</sub> = 0	-	17	-	pF		
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz open drain	-	5	-	Ω		
Qg	Total gate charge	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 4.5 A,	-	17	-	nC		
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	4.6	-	nC		
Q <sub>gd</sub>	Gate-drain charge	(see Figure 16)	-	8.5	-	nC		

C<sub>oss eq.</sub> time related is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>
 C<sub>oss eq.</sub> energy related is defined as a constant equivalent capacitance giving the same stored energy as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>



	Table 6. Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit		
t <sub>d (v)</sub>	Voltage delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 6 A,	-	23	-	ns		
t <sub>r(v)</sub>	Voltage rise time	$R_{G} = 4.7 \Omega, V_{GS} = 10 V$	-	10	-	ns		
t <sub>f(i)</sub>	Current fall time	(see <i>Figure 17</i> ),		13.5	-	ns		
t <sub>c(off)</sub>	Crossing time	(see <i>Figure 20</i> )	-	13	-	ns		

Table 6. Switching times

Table	7.	Source	drain	diode
-------	----	--------	-------	-------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		-		8.5	Α
I <sub>SDM</sub> <sup>(1),(2)</sup>	Source-drain current (pulsed)		-		34	А
V <sub>SD</sub> <sup>(3)</sup>	Forward on voltage	I <sub>SD</sub> = 8.5 A, V <sub>GS</sub> = 0	-		1.5	V
t <sub>rr</sub>	Reverse recovery time		-	232		ns
Q <sub>rr</sub>	Reverse recovery charge	I <sub>SD</sub> = 8.5 A, di/dt = 100 A/μs V <sub>DD</sub> = 60 V (see <i>Figure 17</i> )	-	2		μC
I <sub>RRM</sub>	Reverse recovery current		-	17.5		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 8.5 A, di/dt = 100 A/μs	-	328		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C	-	2.8		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 17)	-	17		А


1. Limited by maximum junction temperature


2. Pulse width limited by safe operating area

3. Pulsed: pulse duration =  $300 \,\mu$ s, duty cycle 1.5%



## 2.1 Electrical characteristics (curves)











Figure 7. Gate charge vs gate-source voltage





VDs(V)




Figure 10. Normalized gate threshold voltage vs temperature




Figure 12. Source-drain diode forward characteristics




Figure 9. Output capacitance stored energy




Figure 11. Normalized on-resistance vs temperature






Figure 13. Normalized  $V_{DS}$  vs temperature







# Figure 14. Switching losses vs gate resistance (1)

1. Eon including reverse recovery of a SiC diode

<sub>o</sub>Vdd

#### **Test circuits** 3

Figure 15. Switching times test circuit for resistive load




Figure 17. Test circuit for inductive load switching and diode recovery times





Figure 19. Unclamped inductive waveform

VD

ldм


lр


V(BR)DSS



12V

Figure 16. Gate charge test circuit





### Figure 20. Switching time waveform



Vdd

DocID17450 Rev 4

Vdd

AM01472v1

## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



	mm					
Min.	Тур.	Max.				
0.80		1.00				
0.02		0.05				
	0.25					
0.30		0.50				
5.00	5.20	5.40				
5.95	6.15	6.35				
4.30	4.40	4.50				
3.10	3.20	3.30				
	1.27					
0.50	0.55	0.60				
1.90	2.00	2.10				
	Min. 0.80 0.02 0.30 5.00 5.95 4.30 3.10 0.50	mm           Min.         Typ.           0.80				

Table 8. PowerFLAT<sup>™</sup> 5x6 HV mechanical data






Figure 21. PowerFLAT™ 5x6 HV drawing








Figure 22. PowerFLAT<sup>™</sup> 5x6 HV recommended footprint (dimensions are in mm)



## 5 Packaging mechanical data





Figure 23. PowerFLAT™ 5x6 tape<sup>(a)</sup>


Figure 24. PowerFLAT™ 5x6 package orientation in carrier tape.



a. All dimensions are in millimeters.

DocID17450 Rev 4







## 6 Revision history

Date	Revision	Changes
30-Apr-2010	1	First release
22-Nov-2011	2	Document status promoted from preliminary data to datasheet: – Added Section 2.1: Electrical characteristics (curves) – Added Section 5: Packaging mechanical data Minor text changes
08-Jul-2013	3	<ul> <li>Changed: package</li> <li>Modified: I<sub>D</sub> (at T<sub>C</sub>=100 °C), P<sub>TOT</sub> value</li> <li>Deleted: I<sub>D</sub> at T<sub>amb</sub>=25 °C and 100 °C</li> <li>Modified: note 1 and 3 in Table 2, R<sub>G</sub> in Table 5, I<sub>SD</sub> in Table 7</li> <li>Changed: figures in Section 2.1: Electrical characteristics (curves)</li> </ul>
17-Jul-2013	4	<ul> <li>Minor text changes</li> <li>Modified: <i>Table 6: Switching times</i></li> <li>Updated: <i>Section 4: Package mechanical data</i></li> </ul>

Table 9.	Document	revision	history	
	Document	1013011	matory	



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID17450 Rev 4

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STL12N65M5