

DMOS driver for bipolar stepper motor

Datasheet - production data



PowerDIP24 (20 + 2 + 2)



PowerSO36



SO24 (20 + 2 + 2)

Ordering numbers: L6228N (PowerDIP24) L6228PD (PowerSO36) L6228D (SO24)

Features

- Operating supply voltage from 8 to 52 V
- 2.8 A output peak current (1.4 A RMS)
- $R_{DS(ON)}$ 0.73 Ω typ. value at T_i = 25 °C
- · Operating frequency up to 100 KHz
- Non-dissipative overcurrent protection
- Dual independent constant t_{OFF} PWM current controllers
- Fast/slow decay mode selection
- Fast decay quasi-synchronous rectification
- Decoding logic for stepper motor full and half step drive
- · Cross conduction protection
- Thermal shutdown
- Undervoltage lockout
- · Integrated fast freewheeling diodes

Application

Bipolar stepper motor

Description

The L6228 device is a DMOS fully integrated stepper motor driver with non-dissipative overcurrent protection, realized in BCD technology, which combines isolated DMOS power transistors with CMOS and bipolar circuits on the same chip. The device includes all the circuitry needed to drive a two phase bipolar stepper motor including: a dual DMOS full bridge, the constant off time PWM current controller that performs the chopping regulation and the phase sequence generator, that generates the stepping sequence. Available in PowerDIP24 (20 + 2 + 2), PowerSO36 and SO24 (20 + 2 + 2) packages, the L6228 device features a non-dissipative overcurrent protection on the high-side Power MOSFETs and thermal shutdown.

Contents L6228

Contents

1	Bloc	Block diagram 3							
2	Max	imum ratings	4						
3	Pin o	Pin connections							
4	Elec	etrical characteristics	9						
5	Circ	uit description	13						
	5.1	Power stages and charge pump	13						
	5.2	Logic inputs	14						
6	PWN	M current control	15						
7	Deca	ay modes	19						
	7.1	Stepping sequence generation	20						
	7.2	Half step mode	20						
	7.3	Normal drive mode (full step two phase on)	20						
	7.4	Wave drive mode (full step one phase on)	20						
	7.5	Non-dissipative overcurrent protection	21						
	7.6	Thermal protection	24						
8	Арр	lication information	25						
	8.1	Output current capability and IC power dissipation	26						
	8.2	Thermal management	28						
9	Pack	kage information	30						
10	Revi	ision history	34						



L6228 Block diagram

1 Block diagram

Figure 1. Block diagram VBOOT V_{BOOT} CHARGE PUMP VCP OCD OVER-CURRENT DETECTION OCDB OUT1_A OUT2_A THERMAL PROTECTION GATE LOGIC ΕN CONTROL SENSE HALF/FULL STEPPING SEQUENCE GENERATION ONE SHOT MONOSTABLE MASKING TIME CLOCK VREFA RESET SENSE COMPARATOR cw/ccw RC_A BRIDGE A VS_B OVER-OUT1_B CURRENT DETECTION VOLTAGE REGULATOR OUT2_B $\mathsf{SENSE}_\mathsf{B}$ GATE LOGIC VREF_B 10 V 5 V RC_B BRIDGE B D01IN1225V1

Maximum ratings L6228

2 Maximum ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Test conditions	Value	Unit
V _S	Supply voltage	$V_{SA} = V_{SB} = V_{S}$	60	V
V _{OD}	$\begin{array}{c} \text{Differential voltage between VS}_{A}, \text{OUT1}_{A}, \text{OUT2}_{A}, \\ \text{SENSE}_{A} \text{and VS}_{B}, \text{OUT1}_{B}, \text{OUT2}_{B}, \text{SENSE}_{B} \end{array}$	$V_{SA} = V_{SB} = V_{S} = 60 \text{ V};$ $V_{SENSEA} = V_{SENSEB} = GND$	60	٧
V _{BOOT}	Bootstrap peak voltage	$V_{SA} = V_{SB} = V_{S}$	V _S + 10	V
V _{IN} , V _{EN}	Input and enable voltage range		-0.3 to +7	٧
V _{REFA} , V _{REFB}	Voltage range at pins V _{REFA} and V _{REFB}		-0.3 to +7	V
V _{RCA,} V _{RCB}	Voltage range at pins RC _A and RC _B		-0.3 to +7	V
V _{SENSEA} , V _{SENSEB}	Voltage range at pins SENSE _A and SENSE _B		-1 to +4	V
I _{S(peak)}	Pulsed supply current (for each V_S pin), internally limited by the overcurrent protection	$V_{SA} = V_{SB} = V_{S};$ $t_{PULSE} < 1ms$	3.55	Α
I _S	RMS supply current (for each V _S pin)	$V_{SA} = V_{SB} = V_{S}$	1.4	Α
T _{stg} , T _{OP}	Storage and operating temperature range		-40 to 150	°C

Table 2. Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Max.	Unit
V _S	Supply voltage	$V_{SA} = V_{SB} = V_{S}$	8	52	V
V _{OD}	Differential voltage between VS _A , OUT1 _A , OUT2 _A , SENSE _A and VS _B , OUT1 _B , OUT2 _B , SENSE _B	V _{SA} = V _{SB} = V _S ; V _{SENSEA} = V _{SENSEB}		52	V
V _{REFA} , V _{REFB}	Voltage range at pins V _{REFA} and V _{REFB}		-0.1	5	٧
V _{SENSEA} , V _{SENSEB}	Voltage range at pins SENSE _A and SENSE _B	(pulsed t _W < t _{rr}) (DC)	-6 -1	6 1	V V
I _{OUT}	RMS output current			1.4	Α
T _j	Operating junction temperature		-25	+125	°C
f _{sw}	Switching frequency			100	KHz



L6228 Maximum ratings

Table 3. Thermal data

Symbol	Description	PowerDIP24	SO24	PowerSO36	Unit
R _{th-j-pins}	Maximum thermal resistance junction pins	19	15	-	°C/W
R _{th-j-case}	Maximum thermal resistance junction case	-	-	2	°C/W
R _{th-j-amb1}	Maximum thermal resistance junction ambient ⁽¹⁾	44	55	-	°C/W
R _{th-j-amb1}	Maximum thermal resistance junction ambient ⁽²⁾	-	-	36	°C/W
R _{th-j-amb1}	Maximum thermal resistance junction ambient ⁽³⁾	-	-	16	°C/W
R _{th-j-amb2}	Maximum thermal resistance junction ambient ⁽⁴⁾	59	78	63	°C/W

- 1. Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the bottom side of 6 cm 2 (with a thickness of 35 μ m).
- 2. Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the top side of 6 cm² (with a thickness of 35 μm).
- Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the top side of 6 cm² (with a thickness of 35 μm), 16 via holes and a ground layer.
- 4. Mounted on a multi-layer FR4 PCB without any heat sinking surface on the board.

Pin connections L6228

Pin connections 3

GND [GND 35 N.C. □ N.C. CLOCK [24 VREF_A N.C. 3 34 N.C. cw/ccw □ 23 RESET VS_A 33 □ VS_B SENSE_A 22 🗖 VCP OUT2_A 32 OUT2_B RC_A □ OUT2_A N.C. 31 □ N.C. □ VS_A OUT1_A 20 VCP [30 VBOOT RESET [29 _ EN GND □ 19 GND CONTROL VREF_A GND 🗆 18 GND ☐ HALF/FULL CLOCK [10 27 ☐ VS_B OUT1_B 17 ☐ VREF_B cw/ccw [11 26 RC_B □ 16 OUT2_B SENSE_A ☐ SENSE_B SENSE_B 15 ☐ VBOOT RC_A 13 24 ☐ RC_B VREF_B ☐ EN 14 N.C. 14 23 □ N.C. HALF/FULL ☐ CONTROL 13 OUT1_A 15 22 OUT1_B 16 21 ■ N.C. D99IN1083 N.C. 20 N.C. 17 □ N.C. GND [18 19 GND PowerSO36⁽¹⁾ PowerDIP24/SO24

Figure 2. Pin connections (top view)

1. The slug is internally connected to pins 1, 18, 19 and 36 (GND pins).

Table 4. Pin description

Tuble 411 III decomption								
Package								
SO24/ PowerDIP24	PowerSO36		Туре	Function				
Pin no.	Pin no.							
1	10	CLOCK	Logic input	Step clock input. The state machine makes one step on each rising edge.				
2	11	CW/CCW	Logic input	Selects the direction of the rotation. HIGH logic level sets clockwise direction, whereas LOW logic level sets counterclockwise direction. If not used, it has to be connected to GND or +5 V.				
3	12	SENSEA	Power supply	Bridge A source pin. This pin must be connected to power ground through a sensing power resistor.				
4	13	RCA	RC pin	RC network pin. A parallel RC network connected between this pin and ground sets the current controller OFF-time of the bridge A.				
5	15	OUT1 _A	Power output	Bridge A output 1.				

L6228 Pin connections

Table 4. Pin description (continued)

Package				,
SO24/ PowerDIP24 PowerSO36		Name Type		Function
Pin no.	Pin no.			
6, 7, 18, 19	1, 18, 19, 36	GND	GND	Ground terminals. In PowerDIP24 and SO24 packages, these pins are also used for heat dissipation toward the PCB. On PowerSO36 package the slug is connected to these pins.
8	22	OUT1 _B	Power output	Bridge B output 1.
9	24	RC _B	RC pin	RC network pin. A parallel RC network connected between this pin and ground sets the current controller OFF-time of the bridge B.
10	25	SENSE _B	Power supply	Bridge B source pin. This pin must be connected to power ground through a sensing power resistor.
11	26	VREFB	Analog input	Bridge B current controller reference voltage. Do not leave this pin open or connected to GND.
12	27	HALF/FULL	Logic input	Step mode selector. HIGH logic level sets HALF STEP mode, LOW logic level sets FULL STEP mode. If not used, it has to be connected to GND or +5 V.
13	28	CONTROL	Logic input	Decay mode selector. HIGH logic level sets SLOW DECAY mode. LOW logic level sets FAST DECAY mode. If not used, it has to be connected to GND or +5 V.
14	29	EN	Logic input ⁽¹⁾	Chip enable. LOW logic level switches OFF all Power MOSFETs of both bridge A and bridge B. This pin is also connected to the collector of the overcurrent and thermal protection to implement overcurrent protection. If not used, it has to be connected to +5 V through a resistor.
15	30	VBOOT	Supply voltage	Bootstrap voltage needed for driving the upper Power MOSFETs of both bridge A and bridge B.
16	32	OUT2 _B	Power output	Bridge B output 2.
17	33	VS _B	Power supply	Bridge B power supply voltage. It must be connected to the supply voltage together with pin VS _A .
20	4	VS _A	Power supply	Bridge A power supply voltage. It must be connected to the supply voltage together with pin VS _B .
21	5	OUT2 _A	Power output	Bridge A output 2.
22	7	VCP	Output	Charge pump oscillator output.

Pin connections L6228

Table 4. Pin description (continued)

Package				
SO24/ PowerDIP24	PowerSO36 Name		Туре	Function
Pin no.	Pin no.			
23	8	RESET	Logic input	Reset pin. LOW logic level restores the <i>Home</i> state (state 1) on the phase sequence generator state machine. If not used, it has to be connected to +5 V.
24	9	VREF _A	Analog input	Bridge A current controller reference voltage. Do not leave this pin open or connected to GND.

^{1.} Also connected at the output drain of the overcurrent and thermal protection MOSFET. Therefore, it has to be driven putting in series a resistor with a value in the range of 2.2 K Ω - 180 K Ω , recommended 100 K Ω .

4 Electrical characteristics

Table 5. Electrical characteristics (T_{amb} = 25 °C, V_{s} = 48 V, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{Sth(ON)}	Turn-on threshold		5.8	6.3	6.8	V
V _{Sth(OFF)}	Turn-off threshold		5	5.5	6	V
I _S	Quiescent supply current	All bridges OFF; $T_j = -25 \text{ °C to } 125 \text{ °C}^{(1)}$		5	10	mA
T _{j(OFF)}	Thermal shutdown temperature			165		°C
Output DM	IOS transistors					
D. High side I law side with ON residence		T _j = 25 °C		1.47	1.69	W
R _{DS(ON)}	High-side + low-side switch ON resistance	$T_j = 125 ^{\circ}C^{(1)}$		2.35	2.70	W
	Lackage	EN = low; OUT = V _S			2	mA
I _{DSS}	Leakage current	EN = low; OUT = GND	-0.3			mA
Source dra	ain diodes					
V _{SD}	Forward ON voltage	I _{SD} = 1.4 A, EN = LOW		1.15	1.3	V
t _{rr}	Reverse recovery time	I _f = 1.4 A		300		ns
t _{fr}	Forward recovery time			200		ns
Logic inpu	its (EN, CONTROL, HALF/FULL, CLOCK, RE	SET, CW/CCW)		•		
V _{IL}	Low level logic input voltage		-0.3		0.8	V
V _{IH}	High level logic input voltage		2		7	V
I _{IL}	Low level logic input current	GND logic input voltage	-10			μA
I _{IH}	High level logic input current	7 V logic input voltage			10	μΑ
V _{th(ON)}	Turn-on input threshold			1.8	2.0	V
V _{th(OFF)}	Turn-off input threshold		0.8	1.3		V
V _{th(HYS)}	Input threshold hysteresis		0.25	0.5		٧
Switching	characteristics					
t _{D(ON)EN}	Enable to output turn-on delay time ⁽²⁾	I _{LOAD} = 1.4 A, resistive load	500	650	800	ns
t _{D(OFF)EN}	Enable to output turn-off delay time ⁽²⁾	I _{LOAD} = 1.4 A, resistive load	500	800	1000	ns
t _{RISE}	Output rise time ⁽²⁾	I _{LOAD} = 1.4 A, resistive load	40		250	ns
t _{FALL}	Output fall time ⁽²⁾	I _{LOAD} = 1.4 A, resistive load	40		250	ns
t _{DCLK}	Clock to output delay time ⁽³⁾	I _{LOAD} = 1.4 A, resistive load		2		μs
t _{CLK(min)L}	Minimum clock time ⁽⁴⁾				1	μs
t _{CLK(min)H}	Minimum clock time ⁽⁴⁾				1	μs
f _{CLK}	Clock frequency				100	KHz

Electrical characteristics L6228

Table 5. Electrical characteristics (T_{amb} = 25 °C, V_{s} = 48 V, unless otherwise specified) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{S(MIN)}	Minimum set-up time (5)				1	μs
t _{H(MIN)}	Minimum hold time ⁽⁵⁾				1	μs
t _{R(MIN)}	Minimum reset time ⁽⁵⁾				1	μs
t _{RCLK(MIN)}	Minimum reset to clock delay time ⁽⁵⁾				1	μs
t _{DT}	Deadtime protection		0.5	1		μs
f _{CP}	Charge pump frequency	$T_j = -25 ^{\circ}\text{C to } 125 ^{\circ}\text{C}^{(1)}$		0.6	1	MHz
PWM com	parator and monostable					
I _{RCA} , I _{RCB}	Source current at pins RC _A and RC _B	$V_{RCA} = V_{RCB} = 2.5 V$	3.5	5.5		mA
V _{offset}	Offset voltage on sense comparator	V _{REFA,} V _{REFB} = 0.5 V		±5		mV
t _{PROP}	Turn OFF propagation delay ⁽⁶⁾			500		ns
t _{BLANK}	Internal blanking time on SENSE pins			1		μs
t _{ON(MIN)}	Minimum On time			2.5	3	μs
	PWM recirculation time	R_{OFF} = 20 $K\Omega$; C_{OFF} = 1 nF		13		μs
t _{OFF}	r vvivi recirculation time	R_{OFF} = 100 KΩ; C_{OFF} = 1 nF		61		μs
I _{BIAS}	Input bias current at pins $VREF_A$ and $VREF_B$				10	μA
Overcurre	nt protection					
I _{SOVER}	Input supply overcurrent protection threshold	$T_j = -25 ^{\circ}\text{C} \text{ to } 125 ^{\circ}\text{C}^{(1)}$	2	2.8	3.55	Α
R _{OPDR}	Open drain ON resistance	I = 4 mA		40	60	W
t _{OCD(ON)}	OCD turn-on delay time ⁽⁷⁾	I = 4 mA; C _{EN} < 100 pF		200		ns
t _{OCD(OFF)}	OCD turn-off delay time ⁽⁷⁾	I = 4 mA; C _{EN} < 100 pF		100		ns

^{1.} Tested at 25 $^{\circ}\text{C}$ in a restricted range and guaranteed by characterization.

- 2. See Figure 3: Switching characteristic definition.
- 3. See Figure 4: Clock to output delay time.
- 4. See Figure 5: Minimum timing definition; clock input.
- 5. See Figure 6: Minimum timing definition; logic inputs.
- 6. Measured applying a voltage of 1 V to pin SENSE and a voltage drop from 2 V to 0 V to pin VREF.
- 7. See Figure 7: Overcurrent detection timing definition.





Figure 3. Switching characteristic definition







Figure 5. Minimum timing definition; clock input



Electrical characteristics L6228

CLOCK

Vth(ON)

LOGIC INPUTS


ts(MIN)

th(MIN)

D01IN1319

Figure 6. Minimum timing definition; logic inputs





L6228 Circuit description

5 Circuit description

5.1 Power stages and charge pump

The L6228device integrates two independent power MOS full bridges. Each power MOS has an $R_{\text{DS(ON)}}$ = 0.73 Ω (typical value at 25 °C), with intrinsic fast freewheeling diode. Switching patterns are generated by the PWM current controller and the phase sequence generator (see *Section 6*). Cross conduction protection is achieved using a deadtime (t_{DT} = 1 μs typical value) between the switch off and switch on of two Power MOSFETs in one leg of a bridge.


Pins VS_A and VS_B MUST be connected together to the supply voltage V_S . The device operates with a supply voltage in the range from 8 V to 52 V. It has to be noticed that the $R_{DS(ON)}$ increases of some percents when the supply voltage is in the range from 8 V to 12 V.

Using N-channel power MOS for the upper transistors in the bridge requires a gate drive voltage above the power supply voltage. The bootstrapped supply voltage V_{BOOT} is obtained through an internal oscillator and few external components to realize a charge pump circuit as shown in *Figure 8*. The oscillator output (VCP) is a square wave at 600 KHz (typical) with 10 V amplitude. Recommended values/part numbers for the charge pump circuit are shown in *Table 6*.

 $\begin{tabular}{c|c} \hline \textbf{Component} & \textbf{Value} \\ \hline \hline C_{BOOT} & 220 nF \\ \hline C_P & 10 nF \\ \hline R_P & 100 Ω \\ \hline $D1$ & 1N4148 \\ \hline $D2$ & 1N4148 \\ \hline \end{tabular}$

Table 6. Charge pump external components values





Circuit description L6228

5.2 Logic inputs

Pins CONTROL, HALF/FULL, CLOCK, RESET and CW/CCW are TTL/CMOS compatible logic inputs. The internal structure is shown in *Figure 9*. Typical value for turn-on and turn-off thresholds are respectively $V_{th(ON)}$ = 1.8 V and $V_{th(OFF)}$ = 1.3 V.

Pin EN ("Enable") has identical input structure with the exception that the drain of the overcurrent and thermal protection MOSFET is also connected to this pin. Due to this connection some care needs to be taken in driving this pin. The EN input may be driven in one of two configurations as shown in *Figure 10* or *Figure 11*. If driven by an open drain (collector) structure, a pull-up resistor R_{EN} and a capacitor C_{EN} are connected as shown in *Figure 10*. If the driver is a standard Push-Pull structure the resistor R_{EN} and the capacitor C_{EN} are connected as shown in *Figure 11*. The resistor R_{EN} should be chosen in the range from 2.2 K Ω to 180 K Ω . Recommended values for R_{EN} and C_{EN} are respectively 100 K Ω and 5.6 nF. More information on selecting the values is found in *Section 7.5: Non-dissipative overcurrent protection on page 21*.

Figure 9. Logic inputs internal structure




Figure 10. EN pin open collector driving





Figure 11. EN pin push-pull driving



L6228 PWM current control

6 PWM current control

The L6228device includes a constant off time PWM current controller for each of the two bridges. The current control circuit senses the bridge current by sensing the voltage drop across an external sense resistor connected between the source of the two lower power MOS transistors and ground, as shown in *Figure 12*. As the current in the motor builds up the voltage across the sense resistor increases proportionally. When the voltage drop across the sense resistor becomes greater than the voltage at the reference input (VREF_A or VREF_B) the sense comparator triggers the monostable switching the bridge off. The power MOS remains off for the time set by the monostable and the motor current recirculates as defined by the selected decay mode, described in *Section 7: Decay modes on page 19*. When the monostable times out the bridge will again turn on. Since the internal deadtime, used to prevent cross conduction in the bridge, delays the turn on of the power MOS, the effective off time is the sum of the monostable time plus the deadtime.




Figure 12. PWM current controller simplified schematic

Figure 13 shows the typical operating waveforms of the output current, the voltage drop across the sensing resistor, the RC pin voltage and the status of the bridge. More details regarding the synchronous rectification and the output stage configuration are included in Section 7: Decay modes on page 19.

Immediately after the power MOS turns on, a high peak current flows through the sensing resistor due to the reverse recovery of the freewheeling diodes. The L6228 device provides a 1 μ s blanking time t_{BLANK} that inhibits the comparator output so that this current spike cannot prematurely retrigger the monostable.

PWM current control L6228




Figure 13. Output current regulation waveforms

Figure 14 shows the magnitude of the off time t_{OFF} versus C_{OFF} and R_{OFF} values. It can be approximately calculated from the equations:

Equation 1

$$t_{\mathsf{RCFALL}} = 0.6 \cdot \mathsf{R}_{\mathsf{OFF}} \cdot \mathsf{C}_{\mathsf{OFF}}$$

$$t_{\mathsf{OFF}} = t_{\mathsf{RCFALL}} + t_{\mathsf{DT}} = 0.6 \cdot \mathsf{R}_{\mathsf{OFF}} \cdot \mathsf{C}_{\mathsf{OFF}} + t_{\mathsf{DT}}$$

where R_{OFF} and C_{OFF} are the external component values and t_{DT} is the internally generated deadtime with:

Equation 2

20 KΩ
$$\leq$$
 R_{OFF} \leq 100 KΩ
0.47 nF \leq C_{OFF} \leq 100 nF
t_{DT} = 1 μs (typical value)

Therefore:

Equation 3

$$t_{OFF(MIN)} = 6.6 \mu s$$

 $t_{OFF(MAX)} = 6 ms$

These values allow a sufficient range of $t_{\mbox{\scriptsize OFF}}$ to implement the drive circuit for most motors.

577

L6228 PWM current control


The capacitor value chosen for C_{OFF} also affects the rise time t_{RCRISE} of the voltage at the pin RCOFF. The rise time t_{RCRISE} will only be an issue if the capacitor is not completely charged before the next time the monostable is triggered. Therefore, the on time t_{ON} , which depends by motors and supply parameters, has to be bigger than t_{RCRISE} for allowing a good current regulation by the PWM stage. Furthermore, the on time t_{ON} can not be smaller than the minimum on time $t_{ON(MIN)}$.

Equation 4

$$\begin{cases} t_{\text{ON}} > t_{\text{ON(MIN)}} = 2.5 \mu \text{s (typ. value)} \\ t_{\text{ON}} > t_{\text{RCRISE}} - t_{\text{DT}} \\ t_{\text{RCRISE}} = 600 \cdot c_{\text{OFF}} \end{cases}$$

Figure 15 shows the lower limit for the on time t_{ON} for having a good PWM current regulation capacity. It has to be said that t_{ON} is always bigger than $t_{ON(MIN)}$ because the device imposes this condition, but it can be smaller than t_{RCRISE} - t_{DT} . In this last case the device continues to work but the off time t_{OFF} is not more constant.

So, small C_{OFF} value gives more flexibility for the applications (allows smaller on time and, therefore, higher switching frequency), but, the smaller is the value for C_{OFF} , the more influential will be the noises on the circuit performance.



PWM current control L6228




Figure 15. Area where $t_{\mbox{\scriptsize ON}}$ can vary maintaining the PWM regulation

L6228 **Decay modes**

7 **Decay modes**

The CONTROL input is used to select the behavior of the bridge during the off time. When the CONTROL pin is low, the fast decay mode is selected and both transistors in the bridge are switched off during the off time. When the CONTROL pin is high, the slow decay mode is selected and only the low-side transistor of the bridge is switched off during the off time.


Figure 16 shows the operation of the bridge in the fast decay mode. At the start of the off time, both of the power MOS are switched off and the current recirculates through the two opposite freewheeling diodes. The current decays with a high di/dt since the voltage across the coil is essentially the power supply voltage. After the deadtime, the lower power MOS in parallel with the conducting diode is turned on in synchronous rectification mode. In applications where the motor current is low it is possible that the current can decay completely to zero during the off time. At this point if both of the power MOS were operating in the synchronous rectification mode it would then be possible for the current to build in the opposite direction. To prevent this only the lower power MOS is operated in synchronous rectification mode. This operation is called "Quasi-synchronous rectification mode". When the monostable times out, the power MOS are turned on again after some delay set by the deadtime to prevent cross conduction.

Figure 17 shows the operation of the bridge in the slow decay mode. At the start of the off time, the lower power MOS is switched off and the current recirculates around the upper half of the bridge. Since the voltage across the coil is low, the current decays slowly. After the deadtime the upper power MOS is operated in the synchronous rectification mode. When the monostable times out, the lower power MOS is turned on again after some delay set by the deadtime to prevent cross conduction.

A) ON TIME B) 1 μs DEADTIME C) QUASI-SYNCHRONOUS D) 1 μs SLOW DECAY RECTIFICATION D01IN1335V1

Figure 16. Fast decay mode output stage configurations

Figure 17. Slow decay mode output stage configurations



Decay modes L6228

7.1 Stepping sequence generation

The phase sequence generator is a state machine that provides the phase and enable inputs for the two bridges to drive a stepper motor in either full step or half step. Two full step modes are possible, the normal drive mode where both phases are energized each step and the wave drive mode where only one phase is energized at a time. The drive mode is selected by the HALF/FULL input and the current state of the sequence generator as described below. A rising edge of the CLOCK input advances the state machine to the next state. The direction of rotation is set by the CW/CCW input. The RESET input resets the state machine to state.

7.2 Half step mode

A HIGH logic level on the HALF/FULL input selects half step mode. *Figure 18* shows the motor current waveforms and the state diagram for the phase sequencer generator. At startup or after a RESET the phase sequencer is at state 1. After each clock pulse the state changes following the sequence 1, 2, 3, 4, 5, 6, 7, 8, etc. if CW/CCW is high (clockwise movement) or 1, 8, 7, 6, 5, 4, 3, 2, etc. if CW/CCW is low (counterclockwise movement).

7.3 Normal drive mode (full step two phase on)

A LOW level on the HALF/FULL input selects the full step mode. When the low level is applied when the state machine is at an ODD numbered state the normal drive mode is selected. *Figure 19* shows the motor current waveform state diagram for the state machine of the phase sequencer generator. The normal drive mode can easily be selected by holding the HALF/FULL input low and applying a RESET. At startup or after a RESET the state machine is in state 1. While the HALF/FULL input is kept low, state changes following the sequence 1, 3, 5, 7, etc. if CW/CCW is high (clockwise movement) or 1, 7, 5, 3, etc. if CW/CCW is low (counterclockwise movement).

7.4 Wave drive mode (full step one phase on)

A LOW level on the pin HALF/FULL input selects the full step mode. When the low level is applied when the state machine is at an EVEN numbered state the wave drive mode is selected. *Figure 20* shows the motor current waveform and the state diagram for the state machine of the phase sequence generator. To enter the wave drive mode the state machine must be in an EVEN numbered state. The most direct method to select the wave drive mode is to first apply a RESET, then while keeping the HALF/FULL input high apply one pulse to the clock input then take the HALF/FULL input low. This sequence first forces the state machine to state 1. The clock pulse, with the HALF/FULL input high advances the state machine from state 1 to either state 2 or 8 depending on the CW/CCW input. Starting from this point, after each clock pulse (rising edge) will advance the state machine following the sequence 2, 4, 6, 8, etc. if CW/CCW is high (clockwise movement) or 8, 6, 4, 2, etc. if CW/CCW is low (counterclockwise movement).

20/35 DocID9454 Rev 2

L6228 Decay modes

STARTUP OR RESET

CLOCK

1 2 3 4 5 6 7 8

DOIIN1320V1

Figure 18. Half step mode

Figure 19. Normal drive mode




Figure 20. Wave drive mode

7.5 Non-dissipative overcurrent protection

The L6228 device integrates an "Overcurrent Detection" circuit (OCD) for full protection. This circuit provides protection against a short-circuit to ground or between two phases of the bridge. With this internal overcurrent detection, the external current sense resistor normally used and its associated power dissipation are eliminated. *Figure 21* shows a simplified schematic of the overcurrent detection circuit.

To implement the overcurrent detection, a sensing element that delivers a small but precise fraction of the output current is implemented with each high-side power MOS. Since this current is a small fraction of the output current there is very little additional power dissipation. This current is compared with an internal reference current I_{REF}. When the

Decay modes L6228

output current reaches the detection threshold (typically 2.8 A), the OCD comparator signals a fault condition. When a fault condition is detected, the EN pin is pulled below the turn off threshold (1.3 V typical) by an internal open drain MOS with a pull down capability of 4 mA. By using an external R-C on the EN pin, the off time before recovering normal operation can be easily programmed by means of the accurate thresholds of the logic inputs.




Figure 21. Overcurrent protection simplified schematic

Figure 22 shows the overcurrent detection operation. The disable time $t_{DISABLE}$ before recovering normal operation can be easily programmed by means of the accurate thresholds of the logic inputs. It is affected whether by C_{EN} and R_{EN} values and its magnitude is reported in Figure 23. The delay time t_{DELAY} before turning off the bridge when an overcurrent has been detected depends only by C_{EN} value. Its magnitude is reported in Figure 24.

 C_{EN} is also used for providing immunity to the pin EN against fast transient noises. Therefore the value of C_{EN} should be chosen as big as possible according to the maximum tolerable delay time and the R_{EN} value should be chosen according to the desired disable time.

The resistor R_{EN} should be chosen in the range from 2.2 K Ω to 180 K Ω . Recommended values for R_{EN} and C_{EN} are respectively 100 K Ω and 5.6 nF that allow obtaining 200 μ s disable time.

L6228 Decay modes





Figure 22. Overcurrent protection waveforms





Decay modes L6228




Figure 24. t_{DELAY} versus C_{EN} ($V_{DD} = 5 V$)

7.6 Thermal protection

In addition to the ovecurrent protection, the L6228 integrates a thermal protection for preventing the device destruction in case of junction overtemperature. It works sensing the die temperature by means of a sensible element integrated in the die. The device switchesoff when the junction temperature reaches 165 °C (typ. value) with 15 °C hysteresis (typ. value).

577

8 Application information

A typical bipolar stepper motor driver application using the L6228 device is shown in *Figure 25*. Typical component values for the application are shown in *Table 7*. A high quality ceramic capacitor in the range of 100 to 200 nF should be placed between the power pins (VS_A and VS_B) and ground near the L6228 device to improve the high frequency filtering on the power supply and reduce high frequency transients generated by the switching. The capacitor connected from the EN input to ground sets the shutdown time when an overcurrent is detected (see *Section 7.5: Non-dissipative overcurrent protection on page 21*). The two current sensing inputs ($SENSE_A$ and $SENSE_B$) should be connected to the sensing resistors with a trace length as short as possible in the layout. The sense resistors should be non-inductive resistors to minimize the di/dt transients across the resistor. To increase noise immunity, unused logic pins (except EN) are best connected to 5 V (high logic level) or GND (low logic level) (see *Table 4: Pin description on page 6*). It is recommended to keep power ground and signal ground separated on the PCB.

Table 7. Component values for typical application

Component	Value	Component	Value
C ₁	100 μF	D ₁	1N4148
C ₂	100 nF	D ₂	1N4148
C _A	1 nF	R _A	39 ΚΩ
C _B	1 nF	R _B	39 ΚΩ
C _{BOOT}	220 nF	R _{EN}	100 KΩ
C _P	10 nF	R _P	100 Ω
C _{EN}	5.6 nF	R _{SENSEA}	0.6 Ω
C _{REF}	68 nF	R _{SENSEB}	0.6 Ω






Figure 25. Typical application

8.1 Output current capability and IC power dissipation

From *Figure 26* to *Figure 29* are shown the approximate relation between the output current and the IC power dissipation using PWM current control driving a two phase stepper motor, for different driving sequences:

- HALF STEP mode (*Figure 26*) in which alternately one phase / two phases are energized.
- NORMAL DRIVE (FULL STEP TWO PHASE ON) mode (Figure 27) in which two
 phases are energized during each step.
- WAVE DRIVE (FULL STEP ONE PHASE ON) mode (Figure 28) in which only one phase is energized at each step.
- MICROSTEPPING mode (Figure 29), in which the current follows a sine wave profile, provided through the V_{ref} pins.

For a given output current and driving sequence the power dissipated by the IC can be easily evaluated, in order to establish which package should be used and how large must be the on-board copper dissipating area to guarantee a safe operating junction temperature (125 °C maximum).






Figure 26. IC power dissipation versus output current in HALF STEP mode

Figure 27. IC power dissipation versus output current in NORMAL mode (full step two phase on)





Figure 28. IC power dissipation versus output current in WAVE mode (full step one phase on)



57




Figure 29. IC power dissipation versus output current in MICROSTEPPING mode

8.2 Thermal management

In most applications the power dissipation in the IC is the main factor that sets the maximum current that can be delivered by the device in a safe operating condition. Therefore, it has to be taken into account very carefully. Besides the available space on the PCB, the right package should be chosen considering the power dissipation. Heat sinking can be achieved using copper on the PCB with proper area and thickness. *Figure 30*, *Figure 31* and *Figure 32* show the junction to ambient thermal resistance values for the PowerSO36, PowerDIP24 and SO24 packages.

For instance, using a PowerSO package with a copper slug soldered on a 1.5 mm copper thickness FR4 board with a 6 cm² dissipating footprint (copper thickness of 35 μ m), the R_{th(j-amb)} is about 35 °C/W. *Figure 33* shows mounting methods for this package. Using a multi-layer board with vias to a ground plane, thermal impedance can be reduced down to 15 °C/W.




Figure 30. PowerSO36 junction ambient thermal resistance versus on-board copper area

28/35 DocID9454 Rev 2

AM03592

° C/W On-board copper area 48 on bottom side 47 46 45 43 42 41 40 9 10 11 sq.cm

Figure 31. PowerDIP24 junction ambient thermal resistance versus on-board copper area

Figure 32. SO24 junction ambient thermal resistance versus on-board copper area





Figure 33. Mounting the PowerSO package





Package information L6228

9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.




Figure 34. PowerSO36 package outline

L6228 Package information

Table 8. PowerSO36 package mechanical data

	Dimensions							
Symbol	mm			inch				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α			3.60			0.141		
a1	0.10		0.30	0.004		0.012		
a2			3.30			0.130		
а3	0		0.10	0		0.004		
b	0.22		0.38	0.008		0.015		
С	0.23		0.32	0.009		0.012		
D ⁽¹⁾	15.80		16.00	0.622		0.630		
D1	9.40		9.80	0.370		0.385		
Е	13.90		14.50	0.547		0.570		
е		0.65			0.0256			
e3		11.05			0.435			
E1 ⁽¹⁾	10.90		11.10	0.429		0.437		
E2			2.90			0.114		
E3	5.80		6.20	0.228		0.244		
E4	2.90		3.20	0.114		0.126		
G	0		0.10	0		0.004		
Н	15.50		15.90	0.610		0.626		
h			1.10			0.043		
L	0.80		1.10	0.031		0.043		
N			10° (max.)				
S	8° (max.)							

^{1. &}quot;D" and "E1" do not include mold flash or protrusions.

⁻ Mold flash or protrusions shall not exceed 0.15 mm (0.006 inch).

⁻ Critical dimensions are "a3", "E" and "G".

Package information L6228

Figure 35. PowerDIP24 package outline

Table 9. PowerDIP24 package mechanical data

	Dimensions							
Symbol	mm			inch				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
А			4.320			0.170		
A1	0.380			0.015				
A2		3.300			0.130			
В	0.410	0.460	0.510	0.016	0.018	0.020		
B1	1.400	1.520	1.650	0.055	0.060	0.065		
С	0.200	0.250	0.300	0.008	0.010	0.012		
D	31.62	31.75	31.88	1.245	1.250	1.255		
Е	7.620		8.260	0.300		0.325		
е		2.54			0.100			
E1	6.350	6.600	6.860	0.250	0.260	0.270		
e1		7.620			0.300			
L	3.180		3.430	0.125		0.135		
М			0° min.,	15° max.				



L6228 Package information




Figure 36. SO24 package outline

Table 10. SO24 package mechanical data

Symbol	Dimensions					
	mm			inch		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	2.35		2.65	0.093		0.104
A1	0.10		0.30	0.004		0.012
В	0.33		0.51	0.013		0.020
С	0.23		0.32	0.009		0.013
D ⁽¹⁾	15.20		15.60	0.598		0.614
E	7.40		7.60	0.291		0.299
е		1.27			0.050	
Н	10.0		10.65	0.394		0.419
h	0.25		0.75	0.010		0.030
L	0.40		1.27	0.016		0.050
k	0° (min.), 8° (max.)					
ddd			0.10			0.004

^{1.} D" dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

Revision history L6228

10 Revision history

Table 11. Document revision history

03-Sep-2003 1 Initial release. Updated Section: Description on page "MultiPower-" from "MultiPower-BCD to Added Contents on page 2. Updated Section 1: Plack diagram (add	
"MultiPower-" from "MultiPower-BCD to Added <i>Contents on page 2</i> .	
Updated Section 1: Block diagram (act numbered and moved Figure 1: Block page 1 to page 3. Added title to Section 2: Maximum ratin added numbers and titles from Table 1 maximum ratings to Table 3: Thermal of Added title to Section 3: Pin connection added number and title to Figure 2: Pin view), renumbered note 1 below Figure Table 4: Pin description, renumbered note 1 Table 4. Added title to Section 4: Electrical champage 9, added title and number to Table notes 1 to 7 below Table 5. Renumbere Figure 7. Added numbers to Section 5: Circuit de page 13 (including Section 5: 1 and Section 4: Pin Section 5: Pin Section 5: Pin Section 5: Pin Section 6: PWM curpage 15: Renumbered Figure 12: to Figure 8 to Figure 11. Added numbers to Section 6: PWM curpage 15: Renumbered Figure 12: to Figure 16: to Equation 1: on page 16: till Equage 17. Added numbers to Section 7: Decay maximum (including Section 7: Decay maximum (including Section 7: Decay maximum (including Section 8: Applicating page 25: Added numbers to Section 8: Applicating page 25: (including Section 8: Applicating page 25: Added numbers to Se	ded section title, diagram from angs on page 4, : Absolute data. Ins on page 6, connections (tope 2, added title to note 1 below aracteristics on de 5, renumbered ded Figure 3 to description on action 5.2). Renumbered arrent control on agure 15. Added duation 4: on and action 8.2). Table 7. On on page 30 Added titles from action 8.2). Table 7. On on page 30 Added titles from action 4: on action 8.2). On on page 30 Added titles from action 4: on action 8.2). On on page 30 Added titles from action 4: on action 8.2). On on page 30 Added titles from action 4: on action 8.2). On on page 30 Added titles from action 4: on action 4: on action 8.2). On on page 30 Added titles from action 4: on action 8.2).
0.200 by 0.020 inch of max. B value in Added cross-references throughout do Added <i>Table 11: Document revision his</i>	cument.
Minor modifications throughout docume	•



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID9454 Rev 2 35/35

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics:

L6228N L6228D L6228PD L6228DTR L6228PDTR