# 250 mA ultra low noise LDO 

Datasheet - production data


DFN4-1x1


Flip-Chip4

## Features

- Ultra low output noise: $6.5 \mu \mathrm{~V}_{\text {rms }}$
- Operating input voltage range: 1.5 V to 5.5 V
- Output current up to 250 mA
- Very low quiescent current: $12 \mu \mathrm{~A}$ at no-load
- Controlled $\mathrm{I}_{\mathrm{q}}$ in dropout condition
- Very low-dropout voltage: 250 mV at 250 mA
- Very high PSRR: 80 dB @100 Hz, 60 dB@100 kHz
- Output voltage accuracy: $2 \%$ across line, load and temperature
- Output voltage versions: from 1 V to 5 V , with 50 mV step
- Logic-controlled electronic shutdown
- Output discharge feature
- Internal soft-start
- Overcurrent and thermal protections
- Temperature range: from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Packages: Flip-Chip4, DFN4-1x1


## Description

The LDLN025 is a 250 mA low-dropout voltage regulator, able to work with an input voltage range from 1.5 V to 5.5 V .

The typical dropout voltage at 250 mA load is 120 mV .

The very low quiescent current, which is just $12 \mu \mathrm{~A}$ at no-load, extends battery-life of applications requiring very long standby time.

Thanks to its ultra low noise value and high PSRR, the LDLN025 provides a very clean output, suitable for ultra-sensitive loads. It is stable with ceramic capacitors.

The enable logic control function puts the device into shutdown mode allowing a total current consumption lower than $1 \mu \mathrm{~A}$.

The device also includes short-circuit and thermal protection.

Typical applications are noise sensitive loads such as ADC, VCO in mobile phones and tablets, wireless LAN devices. The LDLN025 is designed to keep the quiescent current under control and at a low value also during dropout operation, extending the operating time of battery-powered devices.

Several small package options are available.

## Applications

- Smartphones/tablets
- Image sensors
- Instrumentation
- VCO and RF modules


## Contents

1 Block diagram ..... 3
2 Pin configuration ..... 4
3 Typical application diagram ..... 5
4 Maximum ratings ..... 6
5 Electrical characteristics ..... 7
6 Typical characteristics ..... 9
7 Package information ..... 14
7.1 Flip-Chip4 package information. ..... 15
7.2 Flip-Chip4 packing information. ..... 17
7.3 DFN4-1x1 package information. ..... 18
7.4 DFN4-1x1 packing information ..... 19
8 Ordering information ..... 20
8.1 Marking information. ..... 20
9 Revision history ..... 21

Figure 1: Block diagram


## 2 Pin configuration

Figure 2: Pin configuration


Table 1: Pin description

| Symbol | DFN4-1x1 | Flip-Chip4 | Description |
| :---: | :---: | :---: | :---: |
| VIN | 4 | A1 | LDO Supply voltage |
| Vout | 1 | A2 | LDO Output voltage |
| GND | 2 | B2 | Ground |
| EN | 3 | B1 | Enable input: set $\mathrm{V}_{\mathrm{EN}}=$ high to turn on the device; $V_{E N}=$ low to turn off the device |
|  |  |  | This pin is internally pulled down via $1 \mathrm{M} \Omega$ resistor |
| NC | - | - | Not internally connected: can be connected to GND |
| Exposed pad | Exposed pad | - | Must be connected to GND |

## 3 Typical application diagram

Figure 3: Typical application diagram


## 4 Maximum ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| Vin | Input supply voltage | -0.3 to 7 | V |
| Vout | Output voltage | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| lout | Output current | Internally limited | A |
| EN | Enable pin voltage | -0.3 to Vin +0.3 | V |
| PD | Power dissipation | Internally limited | W |
| ESD | Charge device model | $\pm 1000$ | V |
|  | Human body model | $\pm 2000$ |  |
| TJ-OP | Operating junction temperature | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| TJ-MAX | Maximum junction temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

Table 3: Thermal data

| Symbol | Parameter | DFN4-1x1 | Flip-Chip4 | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Rthja | Thermal resistance, junction-to-ambient | 220 | 210 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## 5 Electrical characteristics

$\left(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{OUT}(\text { nom })}+1 \mathrm{~V}\right.$ or 1.5 V , whichever is greater; $\mathrm{V}_{\mathrm{EN}}=1.2 \mathrm{~V}$; $\mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}$; Cout $=1 \mu \mathrm{~F}$; lout $=1 \mathrm{~mA}$ )

Table 4: Electrical characteristics

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vin | Operating input voltage range |  | 1.5 |  | 5.5 | V |
| Vout | Output voltage accuracy | $\begin{aligned} & \text { Vout }+1 \mathrm{~V}^{(1)}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}, \\ & 1 \mathrm{~mA}<\text { lout }<0.25 \mathrm{~A}, \\ & \text { VOUT } \mathrm{O} 1.8 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} \end{aligned}$ | -2.0 |  | 2.0 | \% |
|  |  | $\begin{aligned} & \text { Vout }+1 \mathrm{~V}^{(1)}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}, \\ & 1 \mathrm{~mA}<\text { lout }<0.25 \mathrm{~A}, \\ & \text { Vout }^{2} 1.8 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} \end{aligned}$ | -3.0 |  | +3.0 |  |
| $\Delta \mathrm{Vout} / \Delta \mathrm{V}$ In | Static line regulation | $\mathrm{V}_{\text {OUt }}+1 \mathrm{~V}^{(1)}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ |  | 0.02 |  | \%/V |
|  |  | $-40^{\circ} \mathrm{C}<\mathrm{TJ}<125^{\circ} \mathrm{C}$ |  |  | 0.06 |  |
|  | Line transient ${ }^{(2)}$ | $\begin{aligned} & \Delta \mathrm{V}_{\mathrm{IN}}=+/-0.6 \mathrm{~V}, \\ & \text { trise }=\mathrm{t}_{\text {fall }}=30 \mu \mathrm{~s} \end{aligned}$ | -1 |  | +1 | mV |
| $\Delta \mathrm{V}_{\text {out }} / \Delta \mathrm{lout}$ | Static load regulation | $1 \mathrm{~mA}<$ lout < 0.25 A |  | 0.002 |  | \%/mA |
|  |  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C}$ |  |  | 0.007 |  |
|  | Load transient ${ }^{(2)}$ | $\Delta$ lout $=1 \mathrm{~mA}$ to 250 mA and back, trise $=$ trall $=10 \mu \mathrm{~s}$ | -40 |  | +40 | mV |
| $\Delta V_{\text {OUT }}$ | Overshoot on startup ${ }^{(2)}$ | Percentage of Vout(nom) |  |  | 5 | \% |
| V DROP | Dropout voltage ${ }^{(3)}$ | Iout $=0.1 \mathrm{~A}$ |  | 50 |  | mV |
|  |  | lout $=0.25 \mathrm{~A}$ |  | 120 |  |  |
|  |  | $\begin{aligned} & \text { lout }=0.25 \mathrm{~A}, \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{J}<125^{\circ} \mathrm{C} \\ & \text { (Flip-Chip4) } \end{aligned}$ |  |  | 200 |  |
|  |  | $\begin{aligned} & \text { lout }=0.25 \mathrm{~A}, \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} \\ & \text { (DFN4-1x1) } \end{aligned}$ |  |  | 250 |  |
| eN | Output noise voltage ${ }^{(2)}$ | $\begin{aligned} & \mathrm{f}=10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz} ; \\ & \text { lout }=1 \mathrm{~mA} \end{aligned}$ |  | 10 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
|  |  | $\begin{aligned} & \mathrm{f}=10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz} ; \\ & \text { lout }=250 \mathrm{~mA} \end{aligned}$ |  | 6.5 |  |  |
| SVR | Supply voltage rejection ${ }^{(2)}$ | $\mathrm{f}=100 \mathrm{~Hz}$; lout $=20 \mathrm{~mA}$ |  | 80 |  | dB |
|  |  | $\mathrm{f}=1 \mathrm{kHz}$; lout $=20 \mathrm{~mA}$ |  | 80 |  |  |
|  |  | $\mathrm{f}=10 \mathrm{kHz}$; lout $=20 \mathrm{~mA}$ |  | 75 |  |  |
|  |  | $\mathrm{f}=100 \mathrm{kHz}$; lout $=20 \mathrm{~mA}$ |  | 60 |  |  |

LDLN025

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lQ | Quiescent current ${ }^{(4)}$ | lout $=0 \mathrm{~A}$ |  | 12 |  | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { lout }=0 \mathrm{~A} \text {; } \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} \end{aligned}$ |  |  | 25 |  |
|  |  | lout $=0.25 \mathrm{~A}$ |  | 250 |  | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { lout }=0.25 \mathrm{~A} ; \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} \end{aligned}$ |  |  | 425 |  |
|  | Shutdown current | $\mathrm{V}_{\text {en }}=0 \mathrm{~V}$ |  | 0.2 | 1 | $\mu \mathrm{A}$ |
| Isc | Short-circuit current | Vout $=0 \mathrm{~V}$ | 250 | 500 |  | mA |
| Rlow | Output discharge resistance | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | 230 |  | $\Omega$ |
| $V_{\text {En }}$ | $\mathrm{V}_{\text {IL }}$, enable input logic low | $\begin{aligned} & \text { Vout }+1 \mathrm{~V}\left({ }^{(1)}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}\right. \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} \end{aligned}$ |  |  | 0.4 | V |
|  | $\mathrm{V}_{\text {IH }}$, enable input logic high |  | 1.2 |  |  |  |
| Ien | Enable pin input current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=5.5 \mathrm{~V}$ |  | 5.5 |  | $\mu \mathrm{A}$ |
|  |  | V IN $=5.5 \mathrm{~V}$; $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}$ |  | 0.001 |  |  |
| ton | Turn-on time ${ }^{(2)}$ | From $\mathrm{V}_{\mathrm{EN}}>\mathrm{V}_{\mathrm{IH}}$ to Vout $=95 \%$ of Vout(nom) |  | 80 | 150 | $\mu \mathrm{s}$ |
| TSHDN | Thermal shutdown ${ }^{(2)}$ | lout > 1 mA |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis |  |  | 20 |  |  |

## Notes:

${ }^{(1)} \mathrm{V}_{\mathrm{IN}}=$ Vout +1 V or 1.5 V , whichever is greater. Not applicable for 5 V output voltage versions.
${ }^{(2)}$ Guaranteed by design.
${ }^{(3)}$ Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value.
${ }^{(4)}$ The quiescent current is defined as lin-lout and does not include the EN pin current.

Table 5: Recommended input and output capacitors

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cin | Input capacitance | Stability | 0.7 | 1 |  | $\mu \mathrm{F}$ |
| Cout | Output capacitance |  | 0.7 | 1 | 10 |  |
| ESR | Output/input capacitance |  | 5 |  | 500 | $\mathrm{m} \Omega$ |

## 6 Typical characteristics

(The following plots are referred to LDLN025J2925R in the typical application circuit and, unless otherwise noted, at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ).





Figure 12: Quiescent current vs output current
$\mathrm{V}_{\mathrm{EN}}=1.2 \mathrm{~V}, \mathrm{l}_{\mathrm{OUT}}=$ from 0 to $250 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=1 \mu \mathrm{~F}$


Figure 13: Quiescent current vs output current (zoom)


Figure 14: Dropout voltage vs temperature
$V_{\text {OUT }}=2.8 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0.25 \mathrm{~A}, \mathrm{C}_{\text {IN }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=1 \mu \mathrm{~F}$


Figure 15: Dropout voltage vs load current


Figure 16: Output voltage vs input voltage $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{EN}}=$ from 0 to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.75 \mathrm{~V}$, I OUT $=250 \mathrm{~mA}, \mathrm{C}_{\text {IN }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=1 \mu \mathrm{~F}$


Figure 17: Short circuit current vs dropout voltage


Figure 18: Enable threshold vs temperature


Figure 19: Stability region vs Cout and ESR





## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

Flip-Chip4 package information
Figure 28: Flip-Chip4 package outline


Table 6: Flip-Chip4 mechanical data

| Dim. | mm |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | 0.375 | 0.410 | 0.445 |
| A1 | 0.145 | 0.160 | 0.175 |
| A2 | 0.230 | 0.250 | 0.270 |
| b | 0.189 | 0.210 | 0.231 |
| D | 0.598 | 0.628 | 0.658 |
| D1 |  | 0.350 |  |
| E | 0.598 | 0.628 | 0.658 |
| E1 |  | 0.350 |  |
| SD |  | 0.175 |  |
| SE |  | 0.175 |  |
| f |  | 0.139 |  |
| ccc |  | 0.075 |  |

Figure 29: Flip-Chip4 recommended footprint


Flip-Chip4 packing information
Figure 30: Flip-Chip4 carrier tape


### 7.3 DFN4-1x1 package information

Figure 31: DFN4-1x1 package outline


Table 7: DFN4-1x1 package mechanical data

| Dim. | mm |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | 0.36 |  | 0.40 |
| A1 | 0.00 |  | 0.05 |
| A2 | 0.15 | 0.25 | 0.35 |
| A3 |  | 0.125 |  |
| b | 0.15 | 0.20 | 0.25 |
| D | 0.95 | 1.00 | 1.05 |
| D2 | 0.38 | 0.48 | 0.58 |
| e | 0.95 | 0.65 |  |
| E | 0.38 | 1.00 | 1.05 |
| E2 | 0.15 | 0.48 | 0.58 |
| L |  | 0.25 | 0.35 |
| K |  | 0.15 |  |
| N |  | 4 |  |

### 7.4 DFN4-1x1 packing information

Figure 32: DFN4 (1x1x0.38 pitch 4 mm ) carrier tape


## 8 Ordering information

Table 8: Order code

| Order code | Package | Output voltage | Marking | Packing |
| :---: | :---: | :---: | :---: | :---: |
| LDLN025PU18R | DFN4-1x1 | 1.8 V | 18 | Tape and reel |
| LDLN025PU25R |  | 2.5 V | 25 |  |
| LDLN025PU275R |  | 2.75 V | $2 Z$ |  |
| LDLN025PU28R |  | 2.8 V | 28 |  |
| LDLN025PU29R |  | 2.9 V | 29 |  |
| LDLN025PU30R |  | 3.0 V | 30 |  |
| LDLN025PU32R |  | 3.2 V | 32 |  |
| LDLN025PU33R |  | 3.3 V | 33 |  |
| LDLN025PU50R |  | 5.0 V | 50 |  |
| LDLN025J12R | Flip-Chip4 | 1.2 V | M |  |
| LDLN025J18R |  | 1.8 V | E |  |
| LDLN025J25R |  | 2.5 V | H |  |
| LDLN025J28R |  | 2.8 V | I |  |
| LDLN025J2925R |  | 2.925 V | K |  |
| LDLN025J30R |  | 3.0 V | G |  |
| LDLN025J32R |  | 3.2 V | N |  |
| LDLN025J33R |  | 3.3 V | F |  |
| LDLN025J50R |  | 5.0 V | P |  |

### 8.1 Marking information

Figure 33: Flip-Chip marking composition (marking view)

the symbol \# indicates the marking digit, as per Table 8: "Order code".

## $9 \quad$ Revision history

Table 9: Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 03-Aug-2016 | 1 | First release. |
| 01-Sep-2016 | 2 | Updated Table 8: "Order code". <br> Minor text changes. |
| $24-$ Oct-2016 | 3 | Updated Table 2: "Absolute maximum ratings". <br> Minor text changes. |
| 17-Nov-2016 | 4 | Updated Section 8: "Ordering information". <br> Minor text changes. |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2016 STMicroelectronics - All rights reserved

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

STMicroelectronics:
LDLN025J2925R LDLN025PU275R LDLN025J33R LDLN025J18R LDLN025PU18R LDLN025PU33R
LDLN025PU30R LDLN025PU28R

