## M24C08-W M24C08-R M24C08-F

## 8 -Kbit serial ${ }^{2} \mathrm{C}$ bus EEPROM

Datasheet- production data


1. Not recommended for new designs

## Features

- Compatible with all $I^{2} \mathrm{C}$ bus modes:
- 400 kHz
- 100 kHz
- Memory array:
- 8 Kbit (1 Kbyte) of EEPROM
- Page size: 16 bytes
- Single supply voltage:
- M24C08-W: 2.5 V to 5.5 V
- M24C08-R: 1.8 V to 5.5 V
- M24C08-F: 1.7 V to 5.5 V (full temperature range)
and 1.6 V to1.7 V (limited temperature range)
- Write:
- Byte Write within 5 ms
- Page Write within 5 ms
- Operating temperature range: from $-40^{\circ} \mathrm{C}$ up to $+85^{\circ} \mathrm{C}$
- Random and sequential Read modes
- Write protect of the whole memory array
- Enhanced ESD/Latch-Up protection
- More than 4 million Write cycles
- More than 200-year data retention


## Packages

- PDIP8 ECOPACK1 ${ }^{\circledR}$
- SO8 ECOPACK2 ${ }^{\circledR}$
- TSSOP8 ECOPACK2 ${ }^{\circledR}$
- UFDFPN8 ECOPACK2 ${ }^{\circledR}$
- WLCSP ECOPACK2 ${ }^{\circledR}$


## Contents

1 Description ..... 6
2 Signal description ..... 8
2.1 Serial Clock (SCL) ..... 8
2.2 Serial Data (SDA) ..... 8
2.3 Chip Enable (E2) ..... 8
2.4 Write Control ( $\overline{\mathrm{WC}}$ ) ..... 8
$2.5 \quad \mathrm{~V}_{\mathrm{SS}}$ (ground) ..... 9
2.6 Supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) ..... 9
2.6.1 Operating supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) ..... 9
2.6.2 Power-up conditions ..... 9
2.6.3 Device reset ..... 9
2.6.4 Power-down conditions ..... 9
3 Memory organization ..... 10
4 Device operation ..... 11
4.1 Start condition ..... 12
4.2 Stop condition ..... 12
4.3 Data input ..... 12
4.4 Acknowledge bit (ACK) ..... 12
4.5 Device addressing ..... 13
5 Instructions ..... 14
5.1 Write operations ..... 14
5.1.1 Byte Write ..... 15
5.1.2 Page Write ..... 16
5.1.3 Minimizing Write delays by polling on ACK ..... 17
5.2 Read operations ..... 18
5.2.1 Random Address Read ..... 19
5.2.2 Current Address Read ..... 19
5.2.3 Sequential Read ..... 19
6 Initial delivery state ..... 19
7 Maximum rating ..... 20
8 DC and AC parameters ..... 21
9 Package mechanical data ..... 30
10 Part numbering ..... 36
11 Revision history ..... 37

## List of tables

Table 1. Signal names ..... 6
Table 2. Device select code ..... 13
Table 3. Address byte ..... 14
Table 4. Absolute maximum ratings ..... 20
Table 5. Operating conditions (voltage range W) ..... 21
Table 6. Operating conditions (voltage range R) ..... 21
Table 7. Operating conditions (voltage range $F$, for devices identified by process letter $T$ ) ..... 21
Table 8. Operating conditions (voltage range F, for all other devices) ..... 21
Table 9. AC measurement conditions ..... 22
Table 10. Input parameters ..... 22
Table 11. Cycling performance ..... 23
Table 12. Memory cell data retention ..... 23
Table 13. DC characteristics (M24C08-W, device grade 6) ..... 24
Table 14. DC characteristics (M24C08-R, device grade 6) ..... 25
Table 15. DC characteristics (M24C08-F device) ..... 26
Table 16. 400 kHz AC characteristics ..... 27
Table 17. 100 kHz AC characteristics ( $\mathrm{I}^{2} \mathrm{C}$ Standard mode). ..... 28
Table 18. TSSOP8 - 8-lead thin shrink small outline, package mechanical data ..... 30
Table 19. SO8N - 8-lead plastic small outline, 150 mils body width, package data. ..... 31
Table 20. PDIP8 - 8-pin plastic DIP, 0.25 mm lead frame, package mechanical data. ..... 32
Table 21. UFDFPN8 (MLP8) - package dimensions (UFDFPN: Ultra thin Fine pitch Dual Flat Package, No lead) ..... 33
Table 22. M24C08-FCT6TP/T package data ..... 35
Table 23. Ordering information scheme ..... 36
Table 24. Document revision history ..... 37

## List of figures

Figure 1. Logic diagram ..... 6
Figure 2. 8-pin package connections, top view ..... 7
Figure 3. WLCSP connections (top view, marking side, with balls on the underside) ..... 7
Figure 4. Chip enable inputs connection ..... 8
Figure 5. Block diagram ..... 10
Figure 6. $\quad \mathrm{I}^{2} \mathrm{C}$ bus protocol ..... 11
Figure 7. Write mode sequences with $\overline{\mathrm{WC}}=0$ (data write enabled) ..... 15
Figure 8. Write mode sequences with $\overline{\mathrm{WC}}=1$ (data write inhibited) ..... 16
Figure 9. Write cycle polling flowchart using ACK ..... 17
Figure 10. Read mode sequences ..... 18
Figure 11. AC measurement I/O waveform ..... 22
Figure 12. Maximum $R_{\text {bus }}$ value versus bus parasitic capacitance ( $C_{b u s}$ ) for an $I^{2} \mathrm{C}$ bus at maximum frequency $\mathrm{f}_{\mathrm{C}}=400 \mathrm{kHz}$ ..... 29
Figure 13. $A C$ waveforms ..... 29
Figure 14. TSSOP8 - 8-lead thin shrink small outline, package outline ..... 30
Figure 15. SO8N - 8-lead plastic small outline, 150 mils body width, package outline ..... 31
Figure 16. PDIP8 - 8-pin plastic DIP, 0.25 mm lead frame, package outline ..... 32
Figure 17. UFDFPN8 (MLP8) - package outline (UFDFPN: Ultra thin Fine pitch Dual Flat Package, No lead) ..... 33
Figure 18. M24C08-FCT6TP/T package outline ..... 34
Figure 19. WLCSP 4-bump wafer-level chip-scale package recommended land pattern ..... 35

## 1 Description

The M24C08 is an 8-Kbit I ${ }^{2}$ C-compatible EEPROM (Electrically Erasable PROgrammable Memory) organized as $1 \mathrm{~K} \times 8$ bits.
The M24C08-W can be accessed with a supply voltage from 2.5 V to 5.5 V , the $\mathrm{M} 24 \mathrm{C} 08-\mathrm{R}$ can be accessed with a supply voltage from 1.8 V to 5.5 V , and the M24C08-F can be accessed either with a supply voltage from 1.7 V to 5.5 V (over the full temperature range) or with an extended supply voltage from 1.6 V to 1.7 V . All these devices operate with a clock frequency of 400 kHz .

Figure 1. Logic diagram


Table 1. Signal names

| Signal name | Function | Direction |
| :--- | :--- | :--- |
| E2 $^{(1)}$ | Chip Enable | Input |
| SDA | Serial Data | I/O |
| SCL | Serial Clock | Input |
| $\overline{W C}^{(1)}$ | Write Control | Input |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | - |
| $\mathrm{V}_{\text {SS }}$ | Ground | - |

1. Signal not connected in the WLCSP package.

Figure 2. 8-pin package connections, top view

| Nc | 1 | 8 | ] $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: | :---: |
| NC $\square$ | 2 | 7 | ] $\overline{\mathrm{WC}}$ |
| E2 | 3 | 6 | ] SCL |
| $\mathrm{v}_{\text {SS }}$ | 4 | 5 | SDA |

1. NC: not connected.
2. See Section 9: Package mechanical data for package dimensions, and how to identify pin 1

Figure 3. WLCSP connections (top view, marking side, with balls on the underside)


Marking side (top view)


Bump side
(bottom view)

1. The E 2 and $\overline{\mathrm{WC}}$ inputs are not connected to a ball, therefore E 2 input is decoded as " 0 " (see also Section 2.3: Chip Enable (E2)) and the device remains always accessible in Write mode (see also Section 2.4: Write Control (WC)).

## 2 Signal description

### 2.1 Serial Clock (SCL)

The signal applied on the SCL input is used to strobe the data available on SDA(in) and to output the data on SDA(out).

### 2.2 Serial Data (SDA)

SDA is an input/output used to transfer data in or data out of the device. SDA(out) is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull-up resistor must be connected from Serial Data (SDA) to $\mathrm{V}_{\mathrm{CC}}$ (Figure 12 indicates how to calculate the value of the pull-up resistor).

### 2.3 Chip Enable (E2)

This input signal is used to set the value that is to be looked for on the bit b3 of the device select code. This input must be tied to $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$, to establish the device select code as shown in Figure 4. When not connected (left floating), this input is read as low (0).

Figure 4. Chip enable inputs connection


### 2.4 Write Control ( $\overline{\mathrm{WC}}$ )

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control $(\overline{\mathrm{WC}})$ is driven high. Write operations are enabled when Write Control $(\overline{\mathrm{WC}})$ is either driven low or left floating.

When Write Control $(\overline{\mathrm{WC}})$ is driven high, device select and address bytes are acknowledged, Data bytes are not acknowledged.

## $2.5 \quad V_{\text {SS }}$ (ground)

$\mathrm{V}_{\mathrm{SS}}$ is the reference for the $\mathrm{V}_{\mathrm{CC}}$ supply voltage.

### 2.6 Supply voltage ( $\mathrm{V}_{\mathrm{cc}}$ )

### 2.6.1 Operating supply voltage ( $\mathbf{V}_{\mathrm{Cc}}$ )

Prior to selecting the memory and issuing instructions to it, a valid and stable $\mathrm{V}_{\mathrm{Cc}}$ voltage within the specified $\left[\mathrm{V}_{\mathrm{CC}}(\mathrm{min}), \mathrm{V}_{\mathrm{CC}}(\mathrm{max})\right]$ range must be applied (see Operating conditions in Section 8: DC and $A C$ parameters). In order to secure a stable $D C$ supply voltage, it is recommended to decouple the $\mathrm{V}_{\mathrm{CC}}$ line with a suitable capacitor (usually of the order of 10 nF to 100 nF ) close to the $\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{SS}}$ package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle ( $\mathrm{t}_{\mathrm{w}}$ ).

### 2.6.2 Power-up conditions

The $\mathrm{V}_{\mathrm{CC}}$ voltage has to rise continuously from 0 V up to the minimum $\mathrm{V}_{\mathrm{CC}}$ operating voltage (see Operating conditions in Section 8: DC and AC parameters) and the rise time must not vary faster than $1 \mathrm{~V} / \mathrm{\mu s}$.

### 2.6.3 Device reset

In order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.

At power-up, the device does not respond to any instruction until $\mathrm{V}_{\mathrm{CC}}$ has reached the internal reset threshold voltage. This threshold is lower than the minimum $\mathrm{V}_{\mathrm{CC}}$ operating voltage (see Operating conditions in Section 8: DC and AC parameters). When $\mathrm{V}_{\mathrm{CC}}$ passes over the POR threshold, the device is reset and enters the Standby Power mode; however, the device must not be accessed until $\mathrm{V}_{\mathrm{CC}}$ reaches a valid and stable DC voltage within the specified $\left[\mathrm{V}_{\mathrm{CC}}(\min ), \mathrm{V}_{\mathrm{CC}}(\max )\right]$ range (see Operating conditions in Section 8: $D C$ and $A C$ parameters).

In a similar way, during power-down (continuous decrease in $V_{c c}$ ), the device must not be accessed when $\mathrm{V}_{\mathrm{CC}}$ drops below $\mathrm{V}_{\mathrm{CC}}(\mathrm{min})$. When $\mathrm{V}_{\mathrm{CC}}$ drops below the threshold voltage, the device stops responding to any instruction sent to it.

### 2.6.4 Power-down conditions

During power-down (continuous decrease in $\mathrm{V}_{\mathrm{CC}}$ ), the device must be in the Standby Power mode (mode reached after decoding a Stop condition, assuming that there is no internal write cycle in progress).

## 3 Memory organization

The memory is organized as shown below.
Figure 5. Block diagram


## 4 Device operation

The device supports the $I^{2} \mathrm{C}$ protocol. This is summarized in Figure 6. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The device is always a slave in all communications.

Figure 6. $\mathrm{I}^{2} \mathrm{C}$ bus protocol


### 4.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition.

### 4.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master. A Read instruction that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode.

A Stop condition at the end of a Write instruction triggers the internal Write cycle.

### 4.3 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change only when Serial Clock (SCL) is driven low.

### 4.4 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the $9^{\text {th }}$ clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.

### 4.5 Device addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in Table 2 (on Serial Data (SDA), most significant bit first).

Table 2. Device select code

| Device type identifier ${ }^{(1)}$ |  |  |  | Chip Enable address |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{b 7}$ | b6 | b5 | $\mathbf{b 4}$ | b3 | b2 | b1 | b0 |
| 1 | 0 | 1 | 0 | E2 | A9 | A8 | RW |

1. The most significant bit, b 7 , is sent first.

The $8^{\text {th }}$ bit is the Read/ $\overline{\text { Write }}$ bit $(R \bar{W})$. This bit is set to 1 for Read and 0 for Write operations.
If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the $9^{\text {th }}$ bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.

## 5 Instructions

### 5.1 Write operations

Following a Start condition the bus master sends a device select code with the $R / \bar{W}$ bit ( $R \bar{W}$ ) reset to 0 . The device acknowledges this, as shown in Figure 7, and waits for the address byte. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

Table 3. Address byte

| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

When the bus master generates a Stop condition immediately after a data byte Ack bit (in the " $10^{\text {th }}$ bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle $t_{W}$ is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition and the successful completion of an internal Write cycle ( $t_{W}$ ), the device internal address counter is automatically incremented to point to the next byte after the last modified byte.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.
If the Write Control input (WC) is driven High, the Write instruction is not executed and the accompanying data bytes are not acknowledged, as shown in Figure 8.

### 5.1.1 Byte Write

After the device select code and the address byte, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control (WC) being driven high, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in Figure 7.

Figure 7. Write mode sequences with $\overline{\mathrm{WC}}=\mathbf{0}$ (data write enabled)


### 5.1.2 Page Write

The Page Write mode allows up to 16 bytes to be written in a single Write cycle, provided that they are all located in the same page in the memory: that is, the most significant memory address bits, A9/A4, are the same. If more bytes are sent than will fit up to the end of the page, a "roll-over" occurs, i.e. the bytes exceeding the page end are written on the same page, from location 0.

The bus master sends from 1 to 16 bytes of data, each of which is acknowledged by the device if Write Control (WC) is low. If Write Control (WC) is high, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck, as shown in Figure 8. After each transferred byte, the internal page address counter is incremented.

The transfer is terminated by the bus master generating a Stop condition.
Figure 8. Write mode sequences with $\overline{\mathrm{WC}}=1$ (data write inhibited)


### 5.1.3 Minimizing Write delays by polling on ACK

The maximum Write time $\left(\mathrm{t}_{\mathrm{w}}\right)$ is shown in AC characteristics tables in Section 8: DC and AC parameters, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 9, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).

Figure 9. Write cycle polling flowchart using ACK


### 5.2 Read operations

Read operations are performed independently of the state of the Write Control ( $\overline{\mathrm{WC}}$ ) signal.
After the successful completion of a Read operation, the device internal address counter is incremented by one, to point to the next byte address.
For the Read instructions, after each byte read (data out), the device waits for an acknowledgment (data in) during the 9th bit time. If the bus master does not acknowledge during this 9th time, the device terminates the data transfer and switches to its Standby mode.

Figure 10. Read mode sequences


### 5.2.1 Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in Figure 10) but without sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the $\mathrm{R} \overline{\mathrm{W}}$ bit set to 1 . The device acknowledges this, and outputs the contents of the addressed byte. The bus master must not acknowledge the byte, and terminates the transfer with a Stop condition.

### 5.2.2 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the R/W bit set to 1 . The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in Figure 10, without acknowledging the byte.

### 5.2.3 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master does acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must not acknowledge the last byte, and must generate a Stop condition, as shown in Figure 10.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter "rolls-over", and the device continues to output data from memory address 00h.

## 6 Initial delivery state

The device is delivered with all the memory array bits set to 1 (each byte contains FFh).

## 7 Maximum rating

Stressing the device outside the ratings listed in Table 4 may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Absolute maximum ratings

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
|  | Ambient operating temperature | -40 | 130 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {LEAD }}$ | Lead temperature during soldering | see note ${ }^{(1)}$ |  | ${ }^{\circ} \mathrm{C}$ |
|  | PDIP-specific lead temperature during soldering | - | $260^{(2)}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OL}}$ | DC output current (SDA =0) | - | 5 | mA |
| $\mathrm{~V}_{\text {IO }}$ | Input or output range | -0.50 | 6.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply voltage | -0.50 | 6.5 | V |
| $\mathrm{~V}_{\text {ESD }}$ | Electrostatic pulse (Human Body model) ${ }^{(3)}$ | - | $3000^{(4)}$ | V |

1. Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb-free assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions of Hazardous Substances (RoHS directive 2011/65/EU of July 2011).
2. TLEAD max must not be applied for more than 10 s .
3. Positive and negative pulses applied on different combinations of pin connections, according to AEC-Q100-002 (compliant with JEDEC Std JESD22-A114, C1=100 pF, R1=1500 $\Omega$ ).
4. 4000 V for devices identified by process letters S or G .

## 8 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device.

Table 5. Operating conditions (voltage range W)

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 2.5 | 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient operating temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\mathrm{C}}$ | Operating clock frequency | - | 400 | kHz |

Table 6. Operating conditions (voltage range R )

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 1.8 | 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient operating temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\mathrm{C}}$ | Operating clock frequency | - | 400 | kHz |

Table 7. Operating conditions (voltage range F, for devices identified by process letter T)

| Symbol | Parameter | Min. |  |  | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 1.60 | 1.65 | 1.70 |  | V |
|  | Ambient operating temperature: READ | -40 | -40 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
|  | Ambient operating temperature: WRITE | 0 | -20 | -40 | 85 |  |
| $\mathrm{f}_{\mathrm{C}}$ | Operating clock frequency | - | - | - | 400 | kHz |

Table 8. Operating conditions (voltage range F, for all other devices)

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 1.7 | 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient operating temperature | -20 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\mathrm{C}}$ | Operating clock frequency | - | 400 | kHz |

Table 9. AC measurement conditions

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {bus }}$ | Load capacitance | 100 |  | pF |
|  | SCL input rise/fall time, SDA input fall time | - | 50 | ns |
|  | Input levels | $0.2 \mathrm{~V}_{\mathrm{CC}}$ to $0.8 \mathrm{~V}_{\mathrm{CC}}$ | V |  |
|  | Input and output timing reference levels | $0.3 \mathrm{~V}_{\mathrm{CC}}$ to $0.7 \mathrm{~V}_{\mathrm{CC}}$ | V |  |

Figure 11. AC measurement I/O waveform


Table 10. Input parameters

| Symbol | Parameter $^{(1)}$ | Test condition | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance (SDA) | - | - | 8 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance (other pins) | - | - | 6 | pF |
| $\mathrm{Z}_{\mathrm{L}}$ | Input impedance $(\overline{\mathrm{WC}})$ | $\mathrm{V}_{\mathrm{IN}}<0.3 \mathrm{~V}_{\mathrm{CC}}$ | 15 | 70 | $\mathrm{k} \Omega$ |
| $\mathrm{Z}_{\mathrm{H}}$ |  | $\mathrm{V}_{\mathrm{IN}}>0.7 \mathrm{~V}_{\mathrm{CC}}$ | 500 | - | $\mathrm{k} \Omega$ |

1. Characterized only, not tested in production.

Table 11. Cycling performance

| Symbol | Parameter | Test condition ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Ncycle | Write cycle <br> endurance | $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}(\min )<\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{CC}}(\max )$ | $4,000,000$ | Write cycle |
|  |  | $1,200,000$ |  |  |

1. Cycling performance for products identified by process letter T .

Table 12. Memory cell data retention

| Parameter | Test condition | Min. | Unit |
| :--- | :--- | :---: | :---: |
| Data retention ${ }^{(1)}$ | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | 200 | Year |

1. For products identified by process letter T . The data retention behavior is checked in production, while the 200-year limit is defined from characterization and qualification results.

Table 13. DC characteristics (M24C08-W, device grade 6)

| Symbol | Parameter | Test conditions (in addition to those in Table 5 and Table 9) | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input leakage current (SCL, SDA) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$, device in Standby mode | - | $\pm 2$ | $\mu \mathrm{A}$ |
| ILO | Output leakage current | SDA in Hi-Z, external voltage applied on SDA: $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$ | - | $\pm 2$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Cc}}$ | Supply current (Read) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{C}}=400 \mathrm{kHz}$ | - | $1^{(1)}$ | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{C}}=400 \mathrm{kHz}$ | - | 1 | mA |
| $\mathrm{I}_{\mathrm{CCO}}$ | Supply current (Write) | Value overaged over $\mathrm{t}_{\mathrm{W}}$, $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ | - | $1^{(2)}$ | mA |
| $\mathrm{I}_{\text {CC1 }}$ | Standby supply current | Device not selected ${ }^{(3)}$, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | - | $2^{(4)}$ | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Device not selected } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | - | $3^{(4)}$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage (SCL, SDA, $\overline{W C}$, E2) ${ }^{(5)}$ | - | -0.45 | 0.3 V ${ }_{\text {cc }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage (SCL, SDA, WC) | - | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V} \text { or } \\ & \mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | - | 0.4 | V |

1. $2 \mathrm{~mA}\left(\right.$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ ) for previous devices identified by process letters G or S .
2. Characterized only (not tested in production) for devices identified by process letter T . $\mathrm{I}_{\mathrm{CCO}(\mathrm{max})}$ is lower than 0.5 mA when writing data with an ambient temperature greater than $25^{\circ} \mathrm{C}$.
3. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle $t_{W}\left(t_{w}\right.$ is triggered by the correct decoding of a Write instruction).
4. $1 \mu \mathrm{~A}$ for previous devices identified by process letters G or S .
5. $\quad \mathrm{E}_{\mathrm{i}}$ inputs should be tied to $\mathrm{V}_{\mathrm{ss}}$ (see Section 2.3).

Table 14. DC characteristics (M24C08-R, device grade 6)

| Symbol | Parameter | Test conditions ${ }^{(1)}$ (in addition to those in Table 6 and Table 9) | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input leakage current (Ei,SCL, SDA) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$, device in Standby mode | - | $\pm 2$ | $\mu \mathrm{A}$ |
| ILO | Output leakage current | SDA in $\mathrm{Hi}-\mathrm{Z}$, external voltage applied on SDA: $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$ | - | $\pm 2$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current (Read) | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{c}}=400 \mathrm{kHz}$ | - | 0.8 | mA |
| $\mathrm{I}_{\mathrm{CCO}}$ | Supply current (Write) | Value overaged over $t_{W}$, $\mathrm{V}_{\mathrm{CC}} \leq 2.5 \mathrm{~V}$ | - | $1^{(2)}$ | mA |
| $\mathrm{I}_{\text {CC1 }}$ | Standby supply current | $\begin{aligned} & \text { Device not selected }{ }^{(3)}, \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=1.8 \mathrm{~V} \end{aligned}$ | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage (SCL, SDA, WC) | $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}$ | -0.45 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{C C}<2.5 \mathrm{~V}$ | -0.45 | $0.25 \mathrm{~V}_{\text {CC }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage (SCL, SDA) | $\mathrm{V}_{\mathrm{CC}}<2.5 \mathrm{~V}$ | $0.75 \mathrm{~V}_{\mathrm{CC}}$ | 6.5 | V |
|  | Input high voltage ( $\overline{\mathrm{WC}}$ ) | $\mathrm{V}_{\mathrm{CC}}<2.5 \mathrm{~V}$ | $0.75 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.6$ | V |
| $\mathrm{V}_{\text {OL }}$ | Output low voltage | $\mathrm{I}_{\mathrm{OL}}=0.7 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | - | 0.2 | V |

1. If the application uses the voltage range $R$ device with $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Cc}} 55.5 \mathrm{~V}$ and $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$, please refer to Table 13 instead of this table.
2. Characterized only (not tested in production) for devices identified by process letter T . $\mathrm{I}_{\mathrm{CCO}(\mathrm{max})}$ is lower than 0.5 mA when writing data with an ambient temperature greater than $25^{\circ} \mathrm{C}$.
3. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle $t_{W}\left(t_{W}\right.$ is triggered by the correct decoding of a Write instruction).

Table 15. DC characteristics (M24C08-F device)

| Symbol | Parameter | Test conditions ${ }^{(1)}$ (in addition to those in Table 7, Table 8 and Table 9) | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input leakage current (Ei,SCL, SDA) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$, device in Standby mode | - | $\pm 2$ | $\mu \mathrm{A}$ |
| ILO | Output leakage current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {CC, }}$, SDA in Hi-Z | - | $\pm 2$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current (Read) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}^{(2)} \text { or } 1.7 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{c}}=400 \mathrm{kHz} \end{aligned}$ | - | 0.8 | mA |
| $\mathrm{I}_{\mathrm{CO}}$ | Supply current (Write) | Value overaged over $\mathrm{t}_{\mathrm{W}}$, $\mathrm{V}_{\mathrm{CC}} \leq 2.5 \mathrm{~V}$ | - | $1^{(3)}$ | mA |
| $\mathrm{I}_{\text {CC1 }}$ | Standby supply current | Device not selected ${ }^{(4)}$, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}} \leq 1.8 \mathrm{~V}$ | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage (SCL, SDA, $\overline{W C}$ ) | $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}$ | -0.45 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}<2.5 \mathrm{~V}$ | -0.45 | $0.25 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage (SCL, SDA) | $\mathrm{V}_{\mathrm{CC}}<2.5 \mathrm{~V}$ | $0.75 \mathrm{~V}_{\mathrm{CC}}$ | 6.5 | V |
|  | Input high voltage $(\overline{W C})$ | $\mathrm{V}_{\mathrm{CC}}<2.5 \mathrm{~V}$ | $0.75 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.6$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\mathrm{I}_{\mathrm{OL}}=0.7 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \leq 1.8 \mathrm{~V}$ | - | 0.2 | V |

1. If the application uses the voltage range F device with $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}} \leq 5.5 \mathrm{~V}$, please refer to Table 13 instead of this table.
2. 1.6 V for devices identified by process letter T .
3. Characterized only (not tested in production) for devices identified by process letter $\mathrm{T}^{\text {. } \mathrm{I}_{\mathrm{CCO}(\max )} \text { is lower }}$ than 0.5 mA when writing data with an ambient temperature greater than $25^{\circ} \mathrm{C}$.
4. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle $t_{W}$ ( $t_{W}$ is triggered by the correct decoding of a Write instruction).

Table 16. 400 kHz AC characteristics

| Symbol | Alt. | Parameter | Min. | Max. | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{C}}$ | $\mathrm{f}_{\mathrm{SCL}}$ | Clock frequency | - | 400 | kHz |
| $\mathrm{t}_{\mathrm{CHCL}}$ | $\mathrm{t}_{\mathrm{HIGH}}$ | Clock pulse width high | 600 | - | ns |
| $\mathrm{t}_{\mathrm{CLCH}}$ | $\mathrm{t}_{\mathrm{LOW}}$ | Clock pulse width low | 1300 | - | ns |
| $\mathrm{t}_{\text {QL1QL2 }}{ }^{(1)}$ | $\mathrm{t}_{\mathrm{F}}$ | SDA (out) fall time | $20^{(2)}$ | 300 | ns |
| $\mathrm{t}_{\mathrm{XH} 1 \mathrm{XH2}}$ | $\mathrm{t}_{\mathrm{R}}$ | Input signal rise time | $(3)$ | $(3)$ | ns |
| $\mathrm{t}_{\mathrm{XL1XL2}}$ | $\mathrm{t}_{\mathrm{F}}$ | Input signal fall time | $(3)$ | $(3)$ | ns |
| $\mathrm{t}_{\mathrm{DXCH}}$ | $\mathrm{t}_{\mathrm{SU}: \mathrm{DAT}}$ | Data in set up time | 100 | - | ns |
| $\mathrm{t}_{\mathrm{CLDX}}$ | $\mathrm{t}_{\mathrm{HD:DAT}}$ | Data in hold time | 0 | - | ns |
| $\mathrm{t}_{\mathrm{CLQX}}{ }^{(4)}$ | $\mathrm{t}_{\mathrm{DH}}$ | Data out hold time | 100 | - | ns |
| $\mathrm{t}_{\mathrm{CLQV}}{ }^{(5)}$ | $\mathrm{t}_{\mathrm{AA}}$ | Clock low to next data valid (access time) | - | 900 | ns |
| $\mathrm{t}_{\mathrm{CHDL}}$ | $\mathrm{t}_{\text {SU:STA }}$ | Start condition setup time | 600 | - | ns |
| $\mathrm{t}_{\mathrm{DLCL}}$ | $\mathrm{t}_{\mathrm{HD}: \mathrm{STA}}$ | Start condition hold time | 600 | - | ns |
| $\mathrm{t}_{\mathrm{CHDH}}$ | $\mathrm{t}_{\text {SU:STO }}$ | Stop condition set up time | 600 | - | ns |
| $\mathrm{t}_{\mathrm{DHDL}}$ | $\mathrm{t}_{\mathrm{BUF}}$ | Time between Stop condition and next Start <br> condition | 1300 | - | ns |
| $\mathrm{t}_{\mathrm{W}}$ | $\mathrm{t}_{\text {WR }}$ | Write time | - | 5 | ms |
| $\mathrm{t}_{\mathrm{NS}}{ }^{(1)}$ |  | Pulse width ignored (input filter on SCL and <br> SDA) - single glitch | - | 100 | ns |

1. Characterized only, not tested in production.
2. With $C_{L}=10 \mathrm{pF}$.
3. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the $I^{2} \mathrm{C}$ specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when $\mathrm{f}_{\mathrm{C}}<400 \mathrm{kHz}$.
4. The min value for $t_{C L Q x}$ (Data out hold time) of the $M 24 x x x$ devices offers a safe timing to bridge the undefined region of the falling edge SCL.
5. $t_{C L Q V}$ is the time (from the falling edge of $S C L$ ) required by the SDA bus line to reach either $0.3 \mathrm{~V}_{\mathrm{CC}}$ or $0.7 \mathrm{~V}_{\mathrm{CC}}$, assuming that $\mathrm{R}_{\text {bus }} \times \mathrm{C}_{\text {bus }}$ time constant is within the values specified in Figure 12.

Table 17. $100 \mathrm{kHz} A C$ characteristics ( $\mathrm{I}^{2} \mathrm{C}$ Standard mode) $)^{(1)}$

| Symbol | Alt. | Parameter | Min. | Max. | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{C}}$ | $\mathrm{f}_{\mathrm{SCL}}$ | Clock frequency | - | 100 | kHz |
| $\mathrm{t}_{\mathrm{CHCL}}$ | $\mathrm{t}_{\mathrm{HIGH}}$ | Clock pulse width high | 4 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CLCH}}$ | $\mathrm{t}_{\mathrm{LOW}}$ | Clock pulse width low | 4.7 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{XH} 1 \mathrm{XH} 2}$ | $\mathrm{t}_{\mathrm{R}}$ | Input signal rise time | - | 1 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{XL1XL2}}$ | $\mathrm{t}_{\mathrm{F}}$ | Input signal fall time | - | 300 | ns |
| $\mathrm{t}_{\mathrm{QL1QL2}}{ }^{(2)}$ | $\mathrm{t}_{\mathrm{F}}$ | SDA fall time | - | 300 | ns |
| $\mathrm{t}_{\mathrm{DXCH}}$ | $\mathrm{t}_{\mathrm{SU}: \mathrm{DAT}}$ | Data in setup time | 250 | - | ns |
| $\mathrm{t}_{\mathrm{CLDX}}$ | $\mathrm{t}_{\mathrm{HD}: \mathrm{DAT}}$ | Data in hold time | 0 | - | ns |
| $\mathrm{t}_{\mathrm{CLQX}}{ }^{(3)}$ | $\mathrm{t}_{\mathrm{DH}}$ | Data out hold time | 200 | - | ns |
| $\mathrm{t}_{\mathrm{CLQV}}{ }^{(4)}$ | $\mathrm{t}_{\mathrm{AA}}$ | Clock low to next data valid (access time) | - | 3450 | ns |
| $\mathrm{t}_{\mathrm{CHDL}}{ }^{(5)}$ | $\mathrm{t}_{\mathrm{SU}: \mathrm{STA}}$ | Start condition setup time | 4.7 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DLCL}}$ | $\mathrm{t}_{\mathrm{HD}: \mathrm{STA}}$ | Start condition hold time | 4 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CHDH}}$ | $\mathrm{t}_{\mathrm{SU}: \mathrm{STO}}$ | Stop condition setup time | 4 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DHDL}}$ | $\mathrm{t}_{\mathrm{BUF}}$ | Time between Stop condition and next Start <br> condition | 4.7 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{W}}$ | $\mathrm{t}_{\mathrm{WR}}$ | Write time | - | 5 | ms |
| $\mathrm{t}_{\mathrm{NS}}{ }^{(2)}$ |  | Pulse width ignored (input filter on SCL and <br> SDA), single glitch | - | 100 | ns |

1. Values recommended by the $I^{2} \mathrm{C}$ bus Standard-mode specification for a robust design of the $I^{2} \mathrm{C}$ bus application. Note that the M24xxx devices decode correctly faster timings as specified in Table 16: 400 kHz AC characteristics.
2. Characterized only.
3. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
4. $\mathrm{t}_{\mathrm{CLQV}}$ is the time (from the falling edge of SCL ) required by the SDA bus line to reach either $0.3 \mathrm{~V}_{\mathrm{CC}}$ or $0.7 \mathrm{~V}_{\mathrm{CC}}$, assuming that Rbus $\times$ Cbus time constant is within the values specified in Figure 12.
5. For a reStart condition, or following a Write cycle.

Figure 12. Maximum $R_{b u s}$ value versus bus parasitic capacitance ( $C_{b u s}$ ) for an $I^{2} \mathrm{C}$ bus at maximum frequency $\mathrm{f}_{\mathrm{C}}=400 \mathrm{kHz}$


Figure 13. AC waveforms


## 9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

Figure 14. TSSOP8 - 8-lead thin shrink small outline, package outline


1. Drawing is not to scale.

Table 18. TSSOP8 - 8-lead thin shrink small outline, package mechanical data

| Symbol | millimeters |  |  | inches ${ }^{(1)}$ |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Typ. | Min. | Max. | Typ. | Min. | Max. |
| A | - | - | 1.200 | - | - | 0.0472 |
| A1 | - | 0.050 | 0.150 | - | 0.0020 | 0.0059 |
| A2 | 1.000 | 0.800 | 1.050 | 0.0394 | 0.0315 | 0.0413 |
| b | - | 0.190 | 0.300 | - | 0.0075 | 0.0118 |
| c | - | 0.090 | 0.200 | - | 0.0035 | 0.0079 |
| CP | - | - | 0.100 | - | - | 0.0039 |
| D | 3.000 | 2.900 | 3.100 | 0.1181 | 0.1142 | 0.1220 |
| e | 0.650 | - | - | 0.0256 | - | - |
| E | 6.400 | 6.200 | 6.600 | 0.2520 | 0.2441 | 0.2598 |
| E1 | 4.400 | 4.300 | 4.500 | 0.1732 | 0.1693 | 0.1772 |
| L | 0.600 | 0.450 | 0.750 | 0.0236 | 0.0177 | 0.0295 |
| L1 | 1.000 | - | - | 0.0394 | - | - |
| $\alpha$ | - | $0^{\circ}$ | $8^{\circ}$ | - | $0^{\circ}$ | $8^{\circ}$ |

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 15. SO8N - 8-lead plastic small outline, 150 mils body width, package outline


1. Drawing is not to scale.

Table 19. SO8N - 8-lead plastic small outline, 150 mils body width, package data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Typ | Min | Max | Typ | Min | Max |
| A | - | - | 1.750 | - | - | 0.0689 |
| A1 | - | 0.100 | 0.250 | - | 0.0039 | 0.0098 |
| A2 | - | 1.250 | - | - | 0.0492 | - |
| b | - | 0.280 | 0.480 | - | 0.0110 | 0.0189 |
| c | - | 0.170 | 0.230 | - | 0.0067 | 0.0091 |
| ccc | - | - | 0.100 | - | - | 0.0039 |
| D | 4.900 | 4.800 | 5.000 | 0.1929 | 0.1890 | 0.1969 |
| E | 6.000 | 5.800 | 6.200 | 0.2362 | 0.2283 | 0.2441 |
| E1 | 3.900 | 3.800 | 4.000 | 0.1535 | 0.1496 | 0.1575 |
| e | 1.270 | - | - | 0.0500 | - | - |
| h | - | 0.250 | 0.500 | - | 0.0098 | 0.0197 |
| k | - | $0^{\circ}$ | $8^{\circ}$ | - | $0^{\circ}$ | $8^{\circ}$ |
| L | - | 0.400 | 1.270 | - | 0.0157 | 0.0500 |
| L1 | 1.040 | - | - | 0.0409 | - | - |

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 16. PDIP8 - 8-pin plastic DIP, 0.25 mm lead frame, package outline


1. Drawing is not to scale.
2. Not recommended for new designs.

Table 20. PDIP8 - 8-pin plastic DIP, 0.25 mm lead frame, package mechanical data

| Symbol | millimeters |  |  | inches ${ }^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Typ. | Min. | Max. | Typ. | Min. | Max. |
| A | - | - | 5.33 | - | - | 0.2098 |
| A1 | - | 0.38 | - | - | 0.0150 | - |
| A2 | 3.30 | 2.92 | 4.95 | 0.1299 | 0.1150 | 0.1949 |
| b | 0.46 | 0.36 | 0.56 | 0.0181 | 0.0142 | 0.0220 |
| b2 | 1.52 | 1.14 | 1.78 | 0.0598 | 0.0449 | 0.0701 |
| c | 0.25 | 0.20 | 0.36 | 0.0098 | 0.0079 | 0.0142 |
| D | 9.27 | 9.02 | 10.16 | 0.3650 | 0.3551 | 0.4000 |
| E | 7.87 | 7.62 | 8.26 | 0.3098 | 0.3000 | 0.3252 |
| E1 | 6.35 | 6.10 | 7.11 | 0.2500 | 0.2402 | 0.2799 |
| e | 2.54 | - | - | 0.1000 | - | - |
| eA | 7.62 | - | - | 0.3000 | - | - |
| eB | - | - | 10.92 | - | - | 0.4299 |
| L | 3.30 | 2.92 | 3.81 | 0.1299 | 0.1150 | 0.1500 |

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 17. UFDFPN8 (MLP8) - package outline (UFDFPN: Ultra thin Fine pitch Dual Flat Package, No lead)


1. Drawing is not to scale.
2. The central pad (area E2 by D2 in the above illustration) is internally pulled to $\mathrm{V}_{\text {Ss }}$. It must not be connected to any other voltage or signal line on the PCB, for example during the soldering process.

Table 21. UFDFPN8 (MLP8) - package dimensions (UFDFPN: Ultra thin Fine pitch Dual Flat Package, No lead)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Typ | Min | Max | Typ | Min | Max |
| A | 0.550 | 0.450 | 0.600 | 0.0217 | 0.0177 | 0.0236 |
| A1 | 0.020 | 0.000 | 0.050 | 0.0008 | 0.0000 | 0.0020 |
| b | 0.250 | 0.200 | 0.300 | 0.0098 | 0.0079 | 0.0118 |
| D | 2.000 | 1.900 | 2.100 | 0.0787 | 0.0748 | 0.0827 |
| D2 (rev MC) | - | 1.200 | 1.600 | - | 0.0472 | 0.0630 |
| E | 3.000 | 2.900 | 3.100 | 0.1181 | 0.1142 | 0.1220 |
| E2 (rev MC) | - | 1.200 | 1.600 | - | 0.0472 | 0.0630 |
| e | 0.500 | - | - | 0.0197 | - | - |
| K (rev MC) | - | 0.300 | - | - | 0.0118 | - |
| L | - | 0.300 | 0.500 | - | 0.0118 | 0.0197 |
| L1 | - | - | 0.150 | - | - | 0.0059 |
| L3 | - | 0.300 | - | - | 0.0118 | - |
| eee ${ }^{(2)}$ | - | 0.080 | - | - | 0.0031 | - |

1. Values in inches are converted from mm and rounded to four decimal digits.
2. Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.

Figure 18. M24C08-FCT6TP/T package outline


Table 22. M24C08-FCT6TP/T package data

| Symbol | millimeters |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TYP | MIN | MAX | TYP | MIN | MAX |
| A | 0.295 | 0.270 | 0.330 | 0.0116 | 0.0106 | 0.0130 |
| A1 | 0.095 | - | - | 0.0037 | - | - |
| A2 | 0.200 | - | - | 0.0079 | - | - |
| $\varnothing$ b | 0.185 | - | - | 0.0073 | - | - |
| D | 0.685 | - | 0.705 | 0.0270 | - | 0.0278 |
| E | 0.695 | - | 0.715 | 0.0274 | - | 0.0281 |
| e | 0.400 | - | - | 0.0157 | - | - |
| F | 0.142 | - | - | 0.0056 | - | - |
| G | 0.148 | - | - | 0.0058 | - | - |
| H | 0.143 | - | - | 0.0056 | - | - |
| N |  |  |  | 4 |  | - |
| aaaa | 0.110 | - | - | 0.0043 | - | - |
| bbbb | 0.110 | - | - | 0.0043 | - | - |
| cccc | 0.110 | - | - | 0.0043 | - | - |
| dddd | 0.060 | - | - | 0.0024 | - | - |
| eeee | 0.060 | - | - | 0.0024 | - | - |

Figure 19. WLCSP 4-bump wafer-level chip-scale package recommended land pattern


## 10 Part numbering

Table 23. Ordering information scheme


## Process

$/ \mathrm{T}=$ Manufacturing technology code ${ }^{(2)}$

1. Not recommended for new designs.
2. The process letter is required only for the WLCSP device

## 11 Revision history

Table 24. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 17-Dec-2012 | 1 | New single product M24C08 datasheet resulting from splitting the <br> previous datasheet M24C08-x M24C04-x M24C02-x M24C01-x <br> (revision 18) into separate datasheets. |
| 25-Sep-2013 | Added: <br> - Table 11: Cycling performance <br> - Table 7: Operating conditions (voltage range F, for devices <br> identified by process letter T) and Table 8: Operating conditions <br> (voltage range F, for all other devices). <br> Updated: <br> - Features: supply voltage, write cycles and data retention <br> - Section 1: Description <br> - Table 4: Absolute maximum ratings, Table 12: Memory cell data <br> retention, Table 13: DC characteristics (M24C08-W, device grade <br> 6), Table 14: DC characteristics (M24C08-R, device grade 6), <br> Table 15: DC characteristics (M24C08-F device), Table 23: <br> Ordering information scheme |  |
| - Figure 13: AC waveforms |  |  |
| Renamed Figure 17 and Table 21. |  |  |
| Replaced "5 bump" by "M24C08-FCT5TP/S" in WLCSP package |  |  |
| description. |  |  |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

STMicroelectronics:
M24C08-WBN6P M24C08-WMN6P M24C08-WDW6TP M24C08-RDW6TP M24C08-FMC5TG M24C08-RMC6TG
M24C08-RMN6P M24C08-RMN6TP M24C08-WMN6TP M24C08-FMC6TG M24C08-FMN6TP M24C08-FDW6TP

