STD8N80K5



N-channel 800 V, 0.8 Ω typ., 6 A Zener-protected SuperMESH™ 5 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)max} .	I _D	P _{TOT}
STD8N80K5	800 V	$0.95~\Omega$	6 A	110 W

- Worldwide best FOM (figure of merit)
- Ultra low gate charge
- 100% avalanche tested
- Zener protected

Applications

• Switching applications

Description

This N-channel Zener-protected Power MOSFET is designed using ST's revolutionary avalancherugged very high voltage SuperMESH™ 5 technology, based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance, and ultra-low gate charge for applications which require superior power density and high efficiency.

Table 1. Device summary

Order code	Marking	Package	Packaging
STD8N80K5	8N80K5	DPAK	Tape and reel

Contents STD8N80K5

Contents

1	Electrical ratings 3
2	Electrical characteristics4
	2.1 Electrical characteristics (curves)
3	Test circuits9
4	Package mechanical data
5	Packaging mechanical data14
6	Revision history

STD8N80K5 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol Parameter		Value	Unit
V _{GS}	Gate-source voltage	± 30	V
I _D	Drain current T _C = 25 °C	6	Α
I _D	Drain current T _C = 100 °C	4	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	24	Α
P _{TOT}	Total dissipation at T _C = 25 °C	110	W
I _{AR} (2)	Max current during repetitive or single pulse avalanche	2	А
E _{AS} (3)	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AS}$, $V_{DD} = 50$ V)	3 114	
dv/dt (4)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (5)	MOSFET dv/dt ruggedness	50	V/ns
T _j T _{stg}	Operating junction temperature Storage temperature	- 55 to 150	°C

^{1.} Pulse width limited by safe operating area.

Table 3. Thermal data

Symbol Parameter		Value	Unit
R _{thj-case}	Thermal resistance junction-case max.	1.14	°C/W
R _{thj-pcb} (1)	Thermal resistance junction-pcb max.	50	°C/W

^{1.} When mounted on 1inch² FR-4 board, 2 oz Cu

^{2.} Pulse width limited by T_{Jmax} .

^{3.} Starting $T_J = 25$ °C, $I_D = I_{AS}$, $V_{DD} = 50$ V

^{4.} $I_{SD} \leq$ 6 A, di/dt \leq 100 A/ μ s, $V_{DS(peak)} \leq V_{(BR)DSS}$

^{5.} $V_{DS} \le 640 \text{ V}$

Electrical characteristics STD8N80K5

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	800			٧
1	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = 800 V			1	μ A
I _{DSS}		V _{DS} = 800 V, Tc=125 °C			50	μ A
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 3 A		0.8	0.95	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	450	-	pF
C _{oss}	Output capacitance	V _{DS} =100 V, f=1 MHz, V _{GS} =0	-	50	-	pF
C _{rss}	Reverse transfer capacitance	23 × 7 × 7 d3 ×	-	1	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	$V_{GS} = 0$, $V_{DS} = 0$ to 640 V	-	57	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	V _{GS} = 0, V _{DS} = 0 to 040 V	-	24	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	6	-	Ω
Qg	Total gate charge	V _{DD} = 640 V, I _D = 6 A	-	16.5	-	nC
Q _{gs}	Gate-source charge	V _{GS} =10 V	-	3.2	-	nC
Q_{gd}	Gate-drain charge	(see Figure 16)	-	11	-	nC

^{1.} Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

^{2.} Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	12	-	ns
t _r	Rise time	$V_{DD} = 400 \text{ V}, I_{D} = 3 \text{ A}, R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	14	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 18)	-	32	-	ns
t _f	Fall time		-	20	-	ns

Table 7. Source drain diode

Symbol	pol Parameter Test conditions		Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		6	Α
I _{SDM}	Source-drain current (pulsed)		-		24	Α
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 6 A, V _{GS} =0	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 6 A, V _{DD} = 60 V	-	300		ns
Q _{rr}	Reverse recovery charge	$di/dt = 100 \text{ A}/\mu\text{s},$	-	3		μC
I _{RRM}	Reverse recovery current	(see Figure 17)	-	20		Α
t _{rr}	Reverse recovery time	I _{SD} = 6 A,V _{DD} = 60 V	-	415		ns
Q _{rr}	Reverse recovery charge	di/dt=100 A/μs, Ti=150 °C	-	3.8		μC
I _{RRM}	Reverse recovery current	(see Figure 17)	-	18		Α

^{1.} Pulsed: pulse duration = 300μ s, duty cycle 1.5%

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	$I_{GS} = \pm 1$ mA, $I_D=0$	30	1	-	V

The built-in back-to-back Zener diodes have been specifically designed to enhance not only the device's ESD capability, but also to make them capable of safely absorbing any voltage transients that may occasionally be applied from gate to source. In this respect, the Zener voltage is appropriate to achieve efficient and cost-effective protection of device integrity. The integrated Zener diodes thus eliminate the need for external components.

Electrical characteristics STD8N80K5

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

AM15630v1

(A)

10

10μs

Figure 3. Thermal impedance




Figure 4. Output characteristics


100

V_{DS}(V)

0.01

0.1

Figure 5. Transfer characteristics








Figure 6. Gate charge vs gate-source voltage

Figure 7. Static drain-source on-resistance






Ay/

Figure 8. Capacitance variations

Figure 9. Output capacitance stored energy







Figure 10. Normalized gate threshold voltage vs. temperature

Figure 11. Normalized on-resistance vs. temperature








Figure 12. Drain-source diode forward characteristics


Figure 13. Normalized V_{DS} vs. temperature





Electrical characteristics STD8N80K5

Figure 14. Maximum avalanche energy vs. starting ${\sf T}_{\sf J}$



STD8N80K5 Test circuits

3 Test circuits

Figure 15. Switching times test circuit for resistive load

Figure 16. Gate charge test circuit




Figure 17. Test circuit for inductive load switching and diode recovery times

Figure 18. Unclamped inductive load test circuit





Figure 19. Unclamped inductive waveform

Figure 20. Switching time waveform



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

10/17 DocID024412 Rev 2

Table 9. DPAK (TO-252) mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1		5.10	
E	6.40		6.60
E1		4.70	
е		2.28	
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
(L1)		2.80	
L2		0.80	
L4	0.60		1.00
R		0.20	
V2	0°		8°

E -THERMAL PAD c2 *L2* D1 Η <u>b(</u>2x) R C SEATING PLANE (L1) *V2* GAUGE PLANE 0,25 0068772_K

Figure 21. DPAK (TO-252) drawing




Figure 22. DPAK footprint (a)

a. All dimensions are in millimeters



5 Packaging mechanical data

Table 10. DPAK (TO-252) tape and reel mechanical data

Таре				Reel		
Dim	m	ım	Dim	mm		
Dim.	Min.	Max.	— Dim.	Min.	Max.	
A0	6.8	7	Α		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
Е	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1		Base qty.	2500	
P1	7.9	8.1		Bulk qty.	2500	
P2	1.9	2.1			•	
R	40					
Т	0.25	0.35				
W	15.7	16.3				

Top cover tape +/- 0.2 mm

Top cover tape

For machine ref. only including draft and radii concentric around B0

User direction of feed


Light direction of feed

Bending radius

AM08852v1

Figure 23. Tape for DPAK (TO-252)





Revision history STD8N80K5

6 Revision history

Table 11. Document revision history

Date	Revision	Changes
23-Mar-2013	1	First release. Part number previously included in datasheet DM00062075
29-Mar-2013	2	Added: MOSFET dv/dt ruggedness on Table 2

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STD8N80K5