STF12N50M2

Datasheet - preliminary data



N-channel 500 V, 0.325 Ω typ.,10 A MDmesh II Plus[™] low Q_g Power MOSFET in a TO-220FP package





Figure 1. Internal schematic diagram



Features

| Order code | V _{DS} | R _{DS(on)} max | I _D |
|------------|-----------------|-------------------------|----------------|
| STF12N50M2 | 500 V | 0.38 Ω | 10 A |

- Extremely low gate charge
- Lower R_{DS(on)} x area vs previous generation
- Low gate input resistance
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using a new generation of MDmeshTM technology: MDmesh II PlusTM low Q_g . This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

Table 1. Device summary

| Order code | Marking | Package | Packaging |
|------------|---------|----------|-----------|
| STF12N50M2 | 12N50M2 | TO-220FP | Tube |

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

Contents

| 1 | Electrical ratings | 3 |
|---|---|---|
| 2 | Electrical characteristics | 4 |
| | 2.1 Electrical characteristics (curves) | 6 |
| 3 | Test circuits | 8 |
| 4 | Package mechanical data | 9 |
| 5 | Revision history1 | 2 |



1

Electrical ratings

| Symbol | Parameter | Value | Unit |
|--------------------------------|---|-------------------|------|
| V _{GS} | Gate-source voltage | ± 25 | V |
| ۱ _D | Drain current (continuous) at $T_C = 25 \ ^{\circ}C$ | 10 ⁽¹⁾ | А |
| ۱ _D | Drain current (continuous) at $T_C = 100 \ ^{\circ}C$ | 7 ⁽¹⁾ | А |
| I _{DM} ⁽²⁾ | Drain current (pulsed) | 40 | А |
| P _{TOT} | Total dissipation at $T_C = 25 \ ^{\circ}C$ | 85 | W |
| dv/dt ⁽³⁾ | Peak diode recovery voltage slope | 15 | V/ns |
| dv/dt ⁽⁴⁾ | MOSFET dv/dt ruggedness | 50 | V/ns |
| V _{ISO} | Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T_C =25 °C) | 2500 | v |
| T _{stg} | Storage temperature | - 55 to 150 | .0° |
| Τ _j | Max. operating junction temperature | - 55 10 150 | |

Table 2. Absolute maximum ratings

1. Limited by maximum junction temperature

2. Pulse width limited by safe operating area.

3. I_{SD} \leq 10 A, di/dt \leq 400 A/ $\!\mu s;$ V_{DS peak} < V_{(BR)DSS}, V_DD=400 V.

 $4. \quad V_{DS} \leq 400 \ V$

Table 3. Thermal data

| Symbol | Parameter | Value | Unit |
|-----------------------|--------------------------------------|-------|------|
| R _{thj-case} | Thermal resistance junction-case max | 5 | °C/W |
| R _{thj-amb} | Thermal resistance junction-amb max | 62.5 | °C/W |

Table 4. Avalanche characteristics

| Symbol | Parameter | Value | Unit |
|-----------------|--|-------|------|
| I _{AR} | Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax}) | 3.5 | А |
| E _{AS} | Single pulse avalanche energy (starting $T_j=25$ °C, $I_D=I_{AR}$; $V_{DD}=50$) | 204 | mJ |



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|------------------------------------|---|--|------|-------|------|------|
| V _{(BR)DSS} | Drain-source breakdown voltage | $V_{GS} = 0, I_{D} = 1 \text{ mA}$ | 500 | | | ۷ |
| Zero gate voltage drain current | $V_{GS} = 0, V_{DS} = 500 V$ | | | 1 | μA | |
| | V _{GS} = 0, V _{DS} = 500 V, T _C =125 °C | | | 100 | μA | |
| I _{GSS} | Gate-body leakage current | $V_{DS} = 0, V_{GS} = \pm 25 V$ | | | ±10 | μA |
| V _{GS(th)} | Gate threshold voltage | $V_{DS} = V_{GS}$, $I_D = 250 \mu$ A | 2 | 3 | 4 | V |
| R _{DS(on)} | Static drain-source on-resistance | V _{GS} = 10 V, I _D = 5 A | | 0.325 | 0.38 | Ω |

| Table | 5. | On | /off | states |
|-------|----|----|------|--------|
|-------|----|----|------|--------|

Table 6. Dynamic

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit | |
|-------------------------------------|----------------------------------|---|------|------|------|------|--|
| C _{iss} | Input capacitance | | - | 560 | - | pF | |
| C _{oss} | Output capacitance | V _{GS} = 0, V _{DS} = 100 V, | - | 33 | - | pF | |
| C _{rss} | Reverse transfer capacitance | f = 1 MHz | - | 1 | - | pF | |
| C _{oss eq.} ⁽¹⁾ | Equivalent output capacitance | $V_{GS} = 0, V_{DS} = 0 \text{ to } 400 \text{ V}$ | - | 125 | - | pF | |
| R _G | Intrinsic gate resistance | f = 1 MHz, I _D =0 | - | 6.8 | - | Ω | |
| Qg | Total gate charge | | - | 15 | - | nC | |
| Q _{gs} | Gate-source charge | $V_{DD} = 400 \text{ V}, I_D = 10 \text{ A},$ $V_{GS} = 10 \text{ V} (\text{see Figure 15})$ | - | 3 | - | nC | |
| Q _{gd} | Gate-drain charge | | - | 8.3 | - | nC | |

1. $C_{oss\;eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}



| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit | | | |
|---------------------|---------------------|--|------|------|------|------|--|--|--|
| t _{d(on)} | Turn-on delay time | $V_{DD} = 250 \text{ V}, \text{ I}_{D} = 5 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 14</i> and <i>19</i>) | - | 13.5 | - | ns | | | |
| t _r | Rise time | | - | 10.5 | - | ns | | | |
| t _{d(off)} | Turn-off delay time | | - | 8 | - | ns | | | |
| t _f | Fall time | | - | 34.5 | - | ns | | | |

Table 7. Switching times

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|------------------|-------------------------------|--|------|------|------|------|
| I _{SD} | Source-drain current | | - | | 10 | А |
| $I_{SDM}^{(1)}$ | Source-drain current (pulsed) | | - | | 40 | А |
| $V_{SD}^{(2)}$ | Forward on voltage | V _{GS} = 0, I _{SD} = 10 A | - | | 1.6 | V |
| t _{rr} | Reverse recovery time | | - | 276 | | ns |
| Q _{rr} | Reverse recovery charge | I _{SD} = 10 A, di/dt = 100 A/μs V _{DD} = 60 V (see <i>Figure 16</i>) | - | 2.4 | | μC |
| I _{RRM} | Reverse recovery current | $v_{DD} = 60 v (see Figure 10)$ | - | 17.5 | | А |
| t _{rr} | Reverse recovery time | I _{SD} = 10 A, di/dt = 100 A/µs | - | 376 | | ns |
| Q _{rr} | Reverse recovery charge | V _{DD} = 60 V, T _j =150 °C | - | 3.4 | | μC |
| I _{RRM} | Reverse recovery current | (see Figure 16) | - | 18.3 | | Α |

1. Pulse width limited by safe operating area

2. Pulsed: pulse duration = $300 \,\mu$ s, duty cycle 1.5%



2.1 Electrical characteristics (curves)





Figure 4. Output characteristics











Figure 5. Transfer characteristics









DocID026515 Rev 1












Figure 12. Normalized V_{(BR)DSS} vs temperature



Electrical characteristics

Figure 9. Output capacitance stored energy







Figure 13. Source-drain diode forward characteristics





3 Test circuits

Figure 14. Switching times test circuit for resistive load




Figure 16. Test circuit for inductive load switching and diode recovery times





Figure 18. Unclamped inductive waveform


VD

ldм


ID

V(BR)DSS












Figure 19. Switching time waveform



Vdd

AM01472v1




Vdd

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.







| Dim. — | mm | | | |
|--------|------|------|------|--|
| | Min. | Тур. | Max. | |
| A | 4.4 | | 4.6 | |
| В | 2.5 | | 2.7 | |
| D | 2.5 | | 2.75 | |
| E | 0.45 | | 0.7 | |
| F | 0.75 | | 1 | |
| F1 | 1.15 | | 1.70 | |
| F2 | 1.15 | | 1.70 | |
| G | 4.95 | | 5.2 | |
| G1 | 2.4 | | 2.7 | |
| Н | 10 | | 10.4 | |
| L2 | | 16 | | |
| L3 | 28.6 | | 30.6 | |
| L4 | 9.8 | | 10.6 | |
| L5 | 2.9 | | 3.6 | |
| L6 | 15.9 | | 16.4 | |
| L7 | 9 | | 9.3 | |
| Ø | 3 | | 3.2 | |

Table 9. TO-220FP mechanical data



5 **Revision history**

| Table 10. Document revision history | | | | |
|-------------------------------------|----------|----------------|--|--|
| Date | Revision | Changes | | |
| 18-Jun-2014 | 1 | First release. | | |



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

> ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID026515 Rev 1

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STF12N50M2