

I²PAKFP

(TO-281)

Figure 1: Internal schematic diagram

S(3)

STFI7LN80K5

N-channel 800 V, 0.95 Ω typ., 5 A MDmesh[™] K5 Power MOSFET in a I²PAKFP package

Datasheet - production data

Features

| Order code | V _{DS} | R _{DS(on)} max. | ID |
|-------------|-----------------|--------------------------|-----|
| STFI7LN80K5 | 800 V | 1.15 Ω | 5 A |

- Industry's lowest R_{DS(on)} x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

AM15572v1_no_tab

| Order code | Marking | Package | Packing |
|-------------|---------|------------------|---------|
| STFI7LN80K5 | 7LN80K5 | I²PAKFP (TO-281) | Tube |

G(1)

DocID028783 Rev 1

This is information on a product in full production.

Contents

Contents

| 1 | Electric | al ratings | 3 |
|---|----------|---|----|
| 2 | Electric | al characteristics | 4 |
| | 2.1 | Electrical characteristics (curves) | 6 |
| 3 | Test cir | cuits | 8 |
| 4 | Packag | e information | 9 |
| | 4.1 | I ² PAKFP (TO-281) package information | 9 |
| 5 | Revisio | n history | 11 |



1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|-------------------------------|---|-------------|------|
| V _{GS} | Gate-source voltage | ± 30 | V |
| I _D ⁽¹⁾ | Drain current (continuous) at T _C = 25 °C | 5 | А |
| I _D ⁽¹⁾ | Drain current (continuous) at T _C = 100 °C | 3.4 | А |
| I _D ⁽²⁾ | Drain current (pulsed) | 20 | А |
| P _{TOT} | Total dissipation at $T_C = 25 \text{ °C}$ | 25 | W |
| V _{ISO} | Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T_c =25 °C) | 2500 | V |
| dv/dt ⁽³⁾ | Peak diode recovery voltage slope | 4.5 | |
| dv/dt ⁽⁴⁾ | MOSFET dv/dt ruggedness | 50 | V/ns |
| T _{stg} | Storage temperature | - 55 to 150 | ാം |
| TJ | Operating junction temperature | - 55 10 150 | C |

Notes:

 $\ensuremath{^{(1)}}\xspace$ Limited by maximum junction temperature.

 $^{\rm (2)}{\rm Pulse}$ width limited by safe operating area.

 $^{(3)}I_{SD} \leq 5$ A, di/dt 100 A/µs; V_Ds peak < V_{(BR)DSS},V_DD= 640 V

 $^{(4)}V_{DS} \le 640 \text{ V}$

Table 3: Thermal data

| Symbol | Parameter | Value | Unit |
|-----------------------|-------------------------------------|-------|------|
| R _{thj-case} | Thermal resistance junction-case | 5 | °C/W |
| R _{thj-amb} | Thermal resistance junction-ambient | 62.5 | °C/W |

Table 4: Avalanche characteristics

| Symbol | Parameter | Value | Unit |
|-----------------|---|-------|------|
| I _{AR} | Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax})$ | 1.5 | А |
| E _{AS} | Single pulse avalanche energy (starting T_j = 25 °C, I_D = $I_{AR},$ V_{DD} = 50 V) | 200 | mJ |



2 Electrical characteristics

 $T_C = 25$ °C unless otherwise specified

| c | Table 5: On/off-state | | | | | |
|----------------------|-----------------------------------|---|------|------|------|------|
| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
| V _{(BR)DSS} | Drain-source breakdown voltage | V_{GS} = 0 V, I_D = 1 mA | 800 | | | V |
| | | $V_{GS} = 0 V, V_{DS} = 800 V$ | | | 1 | μA |
| I _{DSS} | Zero gate voltage drain current | V _{GS} = 0 V, V _{DS} = 800 V T _C = 125 °C | | | 50 | μA |
| I _{GSS} | Gate body leakage current | V_{DS} = 0 V, V_{GS} = ±20 V | | | ±10 | μA |
| V _{GS(th)} | Gate threshold voltage | V_{DS} = V_{GS} , I_D = 100 μ A | 3 | 4 | 5 | V |
| R _{DS(on)} | Static drain-source on-resistance | V_{GS} = 10 V, I _D = 2.5 A | | 0.95 | 1.15 | Ω |

Table 5: On/off-state

Table 6: Dynamic

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-----------------------------------|---------------------------------------|--|------|------|------|------|
| C _{iss} | Input capacitance | | - | 270 | - | pF |
| C _{oss} | Output capacitance | V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V | - | 22 | - | pF |
| C _{rss} | Reverse transfer capacitance | 103 - 0 1 | - | 0.5 | - | pF |
| C _{o(er)} ⁽¹⁾ | Equivalent capacitance energy related | V _{DS} = 0 to 640 V, V _{GS} = 0 | - | 17 | - | nC |
| C _{o(tr)} ⁽²⁾ | Equivalent capacitance time related | V | - | 48 | - | nC |
| Rg | Intrinsic gate resistance | $f = 1 \text{ MHz}, I_D=0 \text{ A}$ | - | 7.5 | - | Ω |
| Qg | Total gate charge | $V_{DD} = 640 \text{ V}, \text{ I}_{D} = 5 \text{ A}$ | - | 12 | - | nC |
| Q _{gs} | Gate-source charge | V _{GS} = 10 V | - | 2.6 | - | nC |
| Q _{gd} | Gate-drain charge | See (Figure 15: "Test circuit for gate charge behavior") | - | 8.6 | - | nC |

Notes:

 $^{(1)} Energy$ related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{(2)}$ Time related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|---------------------|---|------|------|------|------|
| t _{d(on)} | Turn-on delay time | V_{DD} = 400 V, I_D =2.5 A, R_G = 4.7 Ω | - | 9.3 | - | ns |
| tr | Rise time | V _{GS} = 10 V | - | 6.7 | - | ns |
| t _{d(off)} | Turn-off delay time | See (Figure 14: "Test circuit for resistive load switching times" and | - | 23.6 | - | ns |
| t _f | Fall time | resistive load switching times" and Figure 19: "Switching time waveform") | - | 17.4 | - | ns |

Table 7: Switching times



Electrical characteristics

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|---|------|------|------|------|
| I _{SD} | Source-drain current | | - | | 5 | А |
| I _{SDM} ⁽¹⁾ | Source-drain current (pulsed) | | - | | 20 | А |
| V _{SD} ⁽²⁾ | Forward on voltage | $I_{SD} = 5 \text{ A}, V_{GS} = 0 \text{ V}$ | - | | 1.6 | V |
| t _{rr} | Reverse recovery time | I _{SD} = 5 A, di/dt = 100 A/μs, | - | 276 | | ns |
| Q _{rr} | Reverse recovery charge | V _{DD} = 60 V See Figure 16: "Test circuit for inductive load switching and diode recovery times" | - | 2.13 | | μC |
| I _{RRM} | Reverse recovery current | | - | 15.4 | | А |
| t _{rr} | Reverse recovery time | I _{SD} = 5 A, di/dt = 100 A/μs | - | 402 | | ns |
| Qrr | Reverse recovery charge | $V_{DD} = 60 \text{ V}, \text{ T}_{i} = 150 \text{ °C}$ See Figure 16: "Test circuit for | - | 2.79 | | μC |
| I _{RRM} | Reverse recovery current | inductive load switching and diode recovery times" | - | 13.9 | | А |

Notes:

⁽¹⁾Pulse width limited by safe operating area

 $^{(2)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%


Table 9: Gate-source Zener diode


| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|----------------------|-------------------------------|---------------------------------|------|------|------|------|
| V _{(BR)GSO} | Gate-source breakdown voltage | I_{GS} = ± 1mA, I_{D} = 0 A | 30 | - | - | V |


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



2.2












STFI7LN80K5

Electrical characteristics












3 Test circuits









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 I²PAKFP (TO-281) package information




Figure 20: I²PAKFP (TO-281) package outline



Package information

STFI7LN80K5

| | Table 10: I ² PAKFP (TO- | 281) mechanical data | | | | |
|------|-------------------------------------|----------------------|-------|--|--|--|
| Dim | | mm | | | | |
| Dim. | Min. | Тур. | Max. | | | |
| А | 4.40 | | 4.60 | | | |
| В | 2.50 | | 2.70 | | | |
| D | 2.50 | | 2.75 | | | |
| D1 | 0.65 | | 0.85 | | | |
| E | 0.45 | | 0.70 | | | |
| F | 0.75 | | 1.00 | | | |
| F1 | | | 1.20 | | | |
| G | 4.95 | | 5.20 | | | |
| Н | 10.00 | | 10.40 | | | |
| L1 | 21.00 | | 23.00 | | | |
| L2 | 13.20 | | 14.10 | | | |
| L3 | 10.55 | | 10.85 | | | |
| L4 | 2.70 | | 3.20 | | | |
| L5 | 0.85 | | 1.25 | | | |
| L6 | 7.50 | 7.60 | 7.70 | | | |



5 Revision history

Table 11: Document revision history

| Date | Revision | Changes |
|-------------|----------|----------------|
| 15-Dec-2015 | 1 | First release. |



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STFI7LN80K5