### STP7LN80K5



# N-channel 800 V, 0.95 Ω typ., 5 A MDmesh™ K5 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STP7LN80K5	800 V	1.15 Ω	5 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STP7LN80K5	7LN80K5	TO-220	Tube

Contents STP7LN80K5

### Contents

1	Electric	al ratings	3
		al characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220 type A package information	10
5	Revisio	n history	12

STP7LN80K5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 30	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	5	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	3.4	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (pulsed)	20	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	85	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns
T <sub>stg</sub>	Storage temperature	FF to 150	°C
Tj	Operating junction temperature	- 55 to 150	C

#### Notes:

Table 3: Thermal data

Symbol Parameter		Value	Unit
R <sub>thj-case</sub> Thermal resistance junction-case		1.47	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetetive or not repetetive (pulse width limited by T <sub>jmax</sub> )		А
E <sub>AS</sub>	(Single pulse avalanche energy (starting $T_j$ = 25 °C, $I_D$ = $I_{AR}$ ; $V_{DD}$ = 50 V)	200	mJ

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>^{(2)}</sup>I_{SD} \leq 5$  A, di/dt  $\leq 100$  A/µs;  $V_{DS}$  peak  $\leq V_{(BR)DSS},~V_{DD} = 400~V$ 

<sup>(3)</sup>V<sub>DS</sub> ≤ 640 V

Electrical characteristics STP7LN80K5

### 2 Electrical characteristics

T<sub>C</sub> = 25 °C unless otherwise specified

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			٧
	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I <sub>DSS</sub>		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $T_{C} = 125 \text{ °C}$			50	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.5 A		0.95	1.15	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	270	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	22	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	0.5	-	pF
C <sub>o(er)</sub> <sup>(1)</sup>	Equivalent capacitance energy related		-	17	-	nC
C <sub>o(tr)</sub> <sup>(2)</sup>	Equivalent capacitance time related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	-	48	-	nC
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> =0 A	-	7.5	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 5 \text{ A}, V_{GS} = 10 \text{ V}$	-	12	-	nC
$Q_{gs}$	Gate-source charge	(see Figure 15: "Test circuit for	-	2.6	-	nC
$Q_{gd}$	Gate-drain charge	gate charge behavior")	-	8.6	-	nC

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 400 \text{ V}, I_D = 2.5 \text{ A},$	ı	9.3	ı	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see <i>Figure</i>		6.7	-	ns
t <sub>d(off)</sub>	Turn-off-delay time	14: "Test circuit for resistive load switching times" and Figure 19:	-	23.6	-	ns
t <sub>f</sub>	Fall time	"Switching time waveform")		17.4	1	ns

 $<sup>^{(1)}</sup>$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

 $<sup>^{(2)}</sup>$ Time related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		5	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		20	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 5 A, V <sub>GS</sub> = 0 V	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/µs,	-	276		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load	-	2.13		μC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	-	15.4		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/µs,	-	402		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	_	2.79		μC
I <sub>RRM</sub>	Reverse recovery current		-	13.9		Α

#### Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	30	-		V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

<sup>&</sup>lt;sup>(1)</sup>Pulse width is limited by safe operating area


 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%


 $\overline{V}_{DS}(V)$ 


### 2.2 Electrical characteristics (curves)

10-1

Figure 3: Thermal impedance  $\begin{array}{c} \kappa \\ \delta = 0.5 \\ \hline \delta = 0.2 \\ \hline \delta = 0.1 \\ \hline 10^{-1} \\ \hline \\ \delta = 0.02 \\ \hline \\ \delta = 0.01 \\ \hline \\ \delta = 0.05 \\ \hline \\ \delta = 0.01 \\ \hline \\ SINGLE PULSE \\ \hline \\ 10^{-2} \\ \hline \\ 10^{-5} \\ \hline \\ 10^{-4} \\ \hline \\ 10^{-3} \\ \hline \\ 10^{-2} \\ \hline \\ 10^{-1} \\ \hline \\ \\ t_p(s) \\ \hline \end{array}$ 







STP7LN80K5 Electrical characteristics

Figure 8: Capacitance variations

C
(pF)

10<sup>3</sup>

10<sup>2</sup>

10<sup>1</sup>

f = 1 MHz

Coss
CRSS

10<sup>-1</sup>

10<sup>-1</sup>

10<sup>-1</sup>

10<sup>-1</sup>

10<sup>0</sup>

10<sup>1</sup>

10<sup>2</sup>

Vos (V)

Figure 10: Normalized V<sub>(BR)DSS</sub> vs temperature

V<sub>(BR)DSS</sub> (norm.)

1.12

I<sub>D</sub> = 1 mA

1.08

1.04

1.00

0.96

0.92


0.88


-50


0 50

100

T<sub>j</sub> (°C)







Test circuits STP7LN80K5

### 3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 14: Test circuit for resistive load switching times

Figure 14: Test circuit for resistive load switching times


Figure 15: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Vos 1 kΩ 1 kΩ

Vos 1 kΩ 1 kΩ

AM01466v1







STP7LN80K5 Package information

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 TO-220 type A package information

Figure 20: TO-220 type A package outline




Table 10: TO-220 type A mechanical data

Dim	mm				
Dim.	Min.	Тур.	Max.		
А	4.40		4.60		
b	0.61		0.88		
b1	1.14		1.70		
С	0.48		0.70		
D	15.25		15.75		
D1		1.27			
Е	10		10.40		
е	2.40		2.70		
e1	4.95		5.15		
F	1.23		1.32		
H1	6.20		6.60		
J1	2.40		2.72		
L	13		14		
L1	3.50		3.93		
L20		16.40			
L30		28.90			
øΡ	3.75		3.85		
Q	2.65		2.95		

Revision history STP7LN80K5

# 5 Revision history

**Table 11: Document revision history** 

Date	Revision	Changes
08-Jan-2016	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STP7LN80K5