



## P-Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY							
V <sub>DS</sub> (V)	$R_{DS(on)}$ ( $\Omega$ )	I <sub>D</sub> (A) a, e	Q <sub>g</sub> (TYP.)				
-20	0.100 at V <sub>GS</sub> = -4.5 V	-3.7					
	0.118 at V <sub>GS</sub> = -2.5 V	-3.4	9.5 nC				
	0.140 at V <sub>GS</sub> = -1.8 V	0.140 at V <sub>GS</sub> = -1.8 V -3.1					
	0.205 at V <sub>GS</sub> = -1.5 V	-2					

## MICRO FOOT® 1 x 1





Marking Code: xxxx = 8461

xxx = Date / lot traceability code

### **Ordering Information:**

Si8461DB-T2-E1 (lead (Pb)-free and halogen-free)

#### **FEATURES**


- TrenchFET® power MOSFET
- Ultra small 1 mm x 1 mm maximum outline
- Ultra-thin 0.548 mm maximum height
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912





#### **APPLICATIONS**

- · Load switch
- · Battery switch
- · Charger switch



PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage	V <sub>DS</sub>	-20	V		
Gate-Source Voltage	$V_{GS}$	± 8	v		
	T <sub>A</sub> = 25 °C		-3.7 <sup>a</sup>		
Continuous Drain Current (T 150 °C)	T <sub>A</sub> = 70 °C		-3 <sup>a</sup>		
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	I <sub>D</sub>	-2.5 <sup>b</sup>		
	T <sub>A</sub> = 70 °C		-1.9 <sup>b</sup>	А	
Pulsed Drain Current		I <sub>DM</sub>	-20		
Ocalia a a Ocala Baia Biada Ocala	T <sub>C</sub> = 25 °C		-1.5 <sup>a</sup>		
Continuous Source-Drain Diode Current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	-0.65 <sup>b</sup>		
	T <sub>A</sub> = 25 °C		1.8 <sup>a</sup>		
Maniana Barray Disaination	T <sub>A</sub> = 70 °C	5	1.1 <sup>a</sup>	10/	
Maximum Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	0.78 b	W	
	T <sub>A</sub> = 70 °C		0.5 <sup>b</sup>		
Operating Junction and Storage Temperature F	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150			
Deckare Deflow Conditions C	VPR		260	°C	
Package Reflow Conditions <sup>c</sup>	IR/Convection		260		

THERMAL RESISTANCE RATINGS								
PARAMETER	SYMBOL	TYPICAL	MAXIMUM	UNIT				
Maximum Junction-to-Ambient f, g	t = 10 s	В	55	70	°C/W			
Maximum Junction-to-Ambient h, i	t = 10 s	R <sub>thJA</sub>	125	160				

#### **Notes**

- a. Surface mounted on 1" x 1" FR4 board with full copper, t = 10 s.
- b. Surface mounted on 1" x 1" FR4 board with minimum copper, t = 10 s.
- c. Refer to IPC/JEDEC® (J-STD-020), no manual or hand soldering.
- d. In this document, any reference to case represents the body of the MICRO FOOT device and foot is the bump.
- Based on  $T_A = 25$  °C.
- Surface mounted on 1" x 1" FR4 board with full copper.
- Maximum under steady state conditions is 100 °C/W.
- Surface mounted on 1" x 1" FR4 board with minimum copper.
- Maximum under steady state conditions is 190 °C/W.



## Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT		
Static				•				
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20	-	-	V		
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	J 050 A	-	-12	-	mV/°C		
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = -250 μA	-	2.5	-			
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.4	-	-1	V		
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$	-	-	± 100	nA		
Zana Onla Wallana Baria O ana d		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	-1	μA		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 70 °C	-	-	-10			
On-State Drain Current a	I <sub>D(on)</sub>	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-10	-	-	Α		
	, ,	$V_{GS} = -4.5 \text{ V}, I_D = -1.5 \text{ A}$	-	0.083	0.100			
Durin On the Or Olete Business 2	_	$V_{GS} = -2.5 \text{ V}, I_D = -1.5 \text{ A}$	-	0.098	0.118	Ω		
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = -1.8 V, I <sub>D</sub> = -1 A	-	0.115	0.140			
		$V_{GS} = -1.5 \text{ V}, I_D = -0.5 \text{ A}$	-	0.136	0.205	1		
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -1 A	-	7	-	S		
Dynamic <sup>b</sup>				•				
Input Capacitance	C <sub>iss</sub>		-	610	-	pF		
Output Capacitance	C <sub>oss</sub>	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	120	-			
Reverse Transfer Capacitance	C <sub>rss</sub>		-	95	-			
Talal Cala Observe	Q <sub>g</sub>	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = -8 V, I <sub>D</sub> = 1 A	-	16	24	nC		
Total Gate Charge			-	9.5	15			
Gate-Source Charge		$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = 1 \text{ A}$	-	0.9	-			
Gate-Drain Charge	Q <sub>gd</sub>	İ	-	2.6	-			
Gate Resistance	R <sub>q</sub>	V <sub>GS</sub> = -0.1 V, f = 1 MHz	-	6.5	-	Ω		
Turn-On Delay Time	t <sub>d(on)</sub>		-	15	25			
Rise Time	t <sub>r</sub>	$V_{DD} = -10 \text{ V}, R_{I} = 10 \Omega$	-	25	40	ns		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong -1 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$	-	35	55			
Fall Time	t <sub>f</sub>	İ	-	10	15			
Turn-On Delay Time	t <sub>d(on)</sub>		-	7	15			
Rise Time	t <sub>r</sub>	$V_{DD}$ = -10 V, $R_L$ = 10 $\Omega$	-	12	20			
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong -1 \text{ A}, V_{GEN} = -8 \text{ V}, R_g = 1 \Omega$	-	32	50			
Fall Time	t <sub>f</sub>	İ	-	12	20			
<b>Drain-Source Body Diode Characteri</b>	stics			•				
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>A</sub> = 25 °C	-	-	-1.5	А		
Pulse Diode Forward Current	I <sub>SM</sub>		-	-	-20			
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = -1 A, V <sub>GS</sub> = 0 V	-	-0.8	-1.2	V		
Body Diode Reverse Recovery Time	t <sub>rr</sub>		-	15	30	ns		
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>		-	10	20	nC		
Reverse Recovery Fall Time	t <sub>a</sub>	$I_F = -1 \text{ A, dI/dt} = 100 \text{ A/}\mu\text{s, T}_J = 25 ^{\circ}\text{C}$	-	9	-			
Reverse Recovery Rise Time	t <sub>b</sub>		-	6	-	ns		

#### Notes


- a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







#### **Output Characteristics**




On-Resistance vs. Drain Current and Gate Voltage




**Gate Charge** 



**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature






### Source-Drain Diode Forward Voltage




0.20


On-Resistance vs. Gate-to-Source Voltage




**Threshold Voltage** 




Single Pulse Power, Junction-to-Ambient









**Power Derating** 

#### Current Derating a


### Note

• When mounted on 1" x 1" FR4 with full copper.


#### Note

a. The power dissipation  $P_D$  is based on  $T_J$  (max.) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the





Normalized Thermal Transient Impedance, Junction-to-Ambient (1" x 1" FR4 Board with Full Copper)



Normalized Thermal Transient Impedance, Junction-to-Ambient (1" x 1" FR4 Board with Minimum Copper)

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?65001">www.vishay.com/ppg?65001</a>.





www.vishay.com


Vishay Siliconix


## MICRO FOOT®: 4-Bumps (1 mm x 1 mm, 0.5 mm Pitch, 0.286 mm Bump Height)


Mark on backside of die











## Notes

- 1. Bumps are 95.5/3.8/0.7 Sn/Ag/Cu.
- 2. Backside surface is coated with a Ti/Ni/Ag layer.
- 3. Non-solder mask defined copper landing pad.
- 4. Laser mark on the backside surface of die.
- 5. "b1" is the diameter of the solderable substrate surface, defined by an opening in the solder resist layer solder mask defined.
- 6. is the location of pin 1

DIM.	MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.458	0.504	0.550	0.0180	0.0198	0.0217	
A1	0.214	0.250	0.286	0.0084	0.0098	0.0113	
A2	0.244	0.254	0.264	0.0096	0.0100	0.0104	
b	0.297	0.330	0.363	0.0117	0.0130	0.0143	
b1	0.250			0.0098			
е	0.500			0.0197			
S	0.210	0.230	0.250	0.0083	0.0091	0.0096	
D	0.920	0.960	1.000	0.0362	0.0378	0.0394	
K	0.029	0.065	0.102	0.0011	0.0026	0.0040	

### Note

• Use millimeters as the primary measurement.

ECN: T15-0176-Rev. A, 27-Apr-15

DWG: 6039

Revision: 27-Apr-15 **1** Document Number: 69370



## **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 13-Jun-16 1 Document Number: 91000

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay: SI8461DB-T2-E1